• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,645 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Plotting DC results - bus Y values vs. bus X values

    Category: Custom IC Design

    By mikewu999

    •

    updated over 1 year ago by mikewu999

    1 replies • 633 views
  • Suggested Answer

    When exporting the IDX file and importing to the mechanical software such as solid works the 3D boxes are not visible

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 1 year ago by steve

    1 replies • 3658 views
  • Suggested Answer

    When I am updating the libraries to the PCB layout some of the rat nets are reappearing as if the connections between the pad of the footprint and nets are ripped off.

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 1 year ago by steve

    1 replies • 3056 views
  • Discussion

    How to deal with multiple Vsupplys in AMS IE-Card

    Category: Custom IC Design

    By SpiceMonkey

    •

    started over 1 year ago

    0 replies • 2735 views
  • Answered

    netlist file type

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 1 year ago by masamasa

    6 replies • 4152 views
  • Suggested Answer

    STITCHING VIA FOR AUTO ROUTER

    Category: Allegro X PCB Editor

    By Harsh shah

    •

    updated over 1 year ago by excellon1

    1 replies • 3126 views
  • Discussion

    Destructive form of "cons" - efficiently prepending an item to a procedure's argument which is a list

    Category: Custom IC SKILL

    By JustinSilver

    •

    updated over 1 year ago by Andrew Beckett

    4 replies • 1727 views
  • Suggested Answer

    autosave question

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 1 year ago by steve

    1 replies • 3042 views
  • Discussion

    Clarification on Simulation Failures with Max. Jobs > 1 in ADE Assembler

    Category: Custom IC Design

    By baltaci

    •

    started over 1 year ago

    0 replies • 996 views
  • Suggested Answer

    How to set thru via hole to thru via hole spacing constraint?

    Category: Allegro X PCB Editor

    By avant

    •

    updated over 1 year ago by BB202410064213

    2 replies • 3732 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information