• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 51 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 4
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ASU 7nm installation in Cadence Virtuoso

    Category: Custom IC Design

    By samanway

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 5327 views
  • Discussion

    how to write log while using features of Advanced Optimization ?

    Category: Custom IC Design

    By Monarch03116

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 4837 views
  • Discussion

    sampled PAC simulation

    Category: Mixed-Signal Design

    By Mahdi1364

    •

    started over 1 year ago

    0 replies • 5122 views
  • Discussion

    ADE design variable:: evaluate desVar expression/equation to scalar before simulation, in order for the netlist to contain a scalar value instead of an equation.

    Category: Mixed-Signal Design

    By frankp

    •

    updated over 1 year ago by frankp

    7 replies • 4013 views
  • Discussion

    Parametric Analysis Maestro

    Category: Custom IC Design

    By AghilesD

    •

    updated over 1 year ago by Frank Wiedmann

    1 replies • 6320 views
  • Not Answered

    How does Schematic Audit check for missing pull-up? - [EAUDIT-43/44] Pin SCL/SDA missing pull-up

    Category: Allegro X System Capture (EE Cockpit)

    By User999

    •

    updated over 1 year ago by rg13

    1 replies • 1279 views
  • Answered

    Adding Filled Pads and filled shapes into my dxf output file through skill script

    Category: Allegro X Scripting - Skill

    By ashishya

    •

    updated over 1 year ago by ashishya

    6 replies • 6177 views
  • Discussion

    Mapping the net names of schematic netlist and layout netlist

    Category: Custom IC Design

    By DEEPWATER

    •

    updated over 1 year ago by Shawn Daniel Rodrigues

    2 replies • 6347 views
  • Discussion

    Temperature simulation in ADE Explorer/Assembler

    Category: Custom IC Design

    By TzuYun Chang

    •

    updated over 1 year ago by DomiHammerfall

    1 replies • 2217 views
  • Discussion

    How to back annotate dummy to different schematic view?

    Category: Custom IC SKILL

    By OlisOlis

    •

    started over 1 year ago

    0 replies • 4814 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information