Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 76 Points
    • 2
      CF202606104231
      CF202606104231 66 Points
    • 3
      Zhifeng Jin
      Zhifeng Jin 60 Points
    • 4
      LogicNet
      LogicNet 41 Points
    • 4
      EnthuEDA
      EnthuEDA 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,894 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Synthesis in RTL Compiler Lint report

    Category: Logic Design

    By MickeySingh

    •

    updated over 9 years ago by grasshopper

    1 replies • 16960 views
  • Discussion

    SOCV

    Category: Logic Design

    By fitz

    •

    updated over 9 years ago by grasshopper

    1 replies • 16919 views
  • Discussion

    Setting drafting parameters in skill

    Category: Allegro X PCB Editor

    By jwhend

    •

    started over 9 years ago

    0 replies • 13704 views
  • Discussion

    mixed-mode S-parameter file

    Category: Custom IC Design

    By S1ayer

    •

    updated over 9 years ago by Tawna

    2 replies • 10313 views
  • Discussion

    Gloss line allows DRC?

    Category: PCB Design

    By PaoloUoB

    •

    updated over 9 years ago by Soundman99

    1 replies • 14606 views
  • Discussion

    default editor for system verilog file

    Category: Custom IC Design

    By SteveRFIC

    •

    updated over 9 years ago by SteveRFIC

    3 replies • 18368 views
  • Discussion

    netlist generation with SystemVerilog netlister plugin

    Category: Custom IC Design

    By jach78

    •

    updated over 9 years ago by Andrew Beckett

    3 replies • 16442 views
  • Discussion

    Problem with user define net types resolution functions

    Category: Functional Verification

    By jach78

    •

    updated over 9 years ago by tpylant

    6 replies • 20095 views
  • Discussion

    Finding Layer Box In a Instance

    Category: Custom IC SKILL

    By harishgurram

    •

    updated over 9 years ago by Andrew Beckett

    4 replies • 19630 views
  • Discussion

    assign new functionality to libMgr

    Category: Custom IC SKILL

    By mlea

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 14716 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information