• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 141 Points
    • 2
      DavidJHutchins
      DavidJHutchins 120 Points
    • 3
      steve
      steve 60 Points
    • 4
      OO202504185631
      OO202504185631 50 Points
    • 4
      AM202508216721
      AM202508216721 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Disappearing toolbar or docked menu

    Category: Custom IC SKILL

    By psill00 psill00

    •

    started 9 months ago

    0 replies • 2352 views
  • Not Answered

    Shape won't connect to pad

    Category: Allegro X PCB Editor

    By Fredda Fredda

    •

    updated 9 months ago by Gowtham P

    1 replies • 802 views
  • Suggested Answer

    AllegroX. ConstraintManager: how to define an exemption inside a SPACING RULE ?

    Category: Allegro X PCB Editor

    By grax grax

    •

    updated 9 months ago by SaiPavanl

    1 replies • 2359 views
  • Discussion

    adexl remove test

    Category: Custom IC SKILL

    By dogman4 dogman4

    •

    updated 9 months ago by dogman4

    2 replies • 2522 views
  • Answered

    how to auto void the dynamic copper to via pad less hole with same net

    Category: Allegro X Scripting - Skill

    By Caasmo Caasmo

    •

    updated 9 months ago by avant

    3 replies • 1252 views
  • Suggested Answer

    Get net name error in Hierarchy design

    Category: Allegro X Capture CIS

    By LL202411014740 LL202411014740

    •

    updated 9 months ago by CadAP

    1 replies • 1557 views
  • Not Answered

    TCL problem when get net name of pin in hierarchy design

    Category: Allegro X Capture CIS

    By LL202411014740 LL202411014740

    •

    updated 9 months ago by CadAP

    1 replies • 1425 views
  • Answered

    Trace loop in OrCad X

    Category: OrCAD X Presto PCB

    By MB202410295758 MB202410295758

    •

    updated 9 months ago by mahimag

    3 replies • 1199 views
  • Discussion

    Figures missing in the RF Design Blogs article of "Measuring Fmax for MOS Transistors"

    Category: RF Design

    By Leandro Silva Leandro Silva

    •

    updated 9 months ago by Andrew Beckett

    2 replies • 1276 views
  • Suggested Answer

    AllegroX SPACING rule precedence

    Category: Allegro X PCB Editor

    By grax grax

    •

    updated 9 months ago by techiecs

    1 replies • 2462 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information