• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      Hoangkhoipcb
      Hoangkhoipcb 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    xnets

    Category: Allegro X PCB Editor

    By PhilR787

    •

    updated over 5 years ago by neodystopia

    9 replies • 22399 views
  • Discussion

    Attached technology library is not showing up in an instantiated model

    Category: Custom IC Design

    By wgtkan

    •

    updated over 5 years ago by wgtkan

    2 replies • 14057 views
  • Discussion

    How to convert pnoise to time domain process

    Category: Custom IC Design

    By ExcaIibur

    •

    updated over 5 years ago by FormerMember

    8 replies • 18294 views
  • Discussion

    map/apply a list to a function with multiple arguments

    Category: Custom IC SKILL

    By ZoltanT

    •

    updated over 5 years ago by ZoltanT

    3 replies • 5751 views
  • Discussion

    How to get the visibility of COLOR - CLASS/SUBCLASS?

    Category: Allegro X PCB Editor

    By VytasR

    •

    updated over 5 years ago by VytasR

    3 replies • 2497 views
  • Not Answered

    Setting up a bussed differential pair (DDR CLK)

    Category: Allegro X Capture CIS

    By TSCphil

    •

    updated over 5 years ago by TSCphil

    3 replies • 12809 views
  • Discussion

    ADEXL -1612 error simulator not in path

    Category: Custom IC Design

    By Ouda

    •

    updated over 5 years ago by Andre Mansano

    4 replies • 10719 views
  • Not Answered

    allegro17.2 hotfix051 Capture can't close Property Editor window with keyboard CTRL+F4

    Category: Allegro X Capture CIS

    By Kinzhifeng

    •

    updated over 5 years ago by steve

    11 replies • 6378 views
  • Discussion

    *ERROR* (DB-320001): Unable to get the Cadence(R) Design Framework II license feature of "111".

    Category: Custom IC SKILL

    By Duy Hien

    •

    updated over 5 years ago by Danielrayray

    16 replies • 22953 views
  • Discussion

    Too many Point Sweeps (>1 M) for ADE XL to handle

    Category: Custom IC Design

    By FormerMember

    •

    updated over 5 years ago by FormerMember

    5 replies • 2953 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information