• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      AC202503109020
      AC202503109020 70 Points
    • 2
      avant
      avant 55 Points
    • 2
      KS202606109251
      KS202606109251 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Error during DC Annotation and DC IV Curve plotting

    Category: AWR Design Environment

    By BM202407317753

    •

    updated over 1 year ago by Dr Pournamy

    6 replies • 7708 views
  • Discussion

    Looking for SKILL or Bindkey to change wire width based on list of width while doing wire command

    Category: Custom IC SKILL

    By Finn Huckle

    •

    updated over 1 year ago by Finn Huckle

    7 replies • 5440 views
  • Discussion

    ERROR (SFE-874). Not able to resolve this issue

    Category: Custom IC Design

    By akaraguppi

    •

    updated over 1 year ago by akaraguppi

    2 replies • 4149 views
  • Discussion

    Importing Synopsys .slib symbols to Cadence Virtuoso

    Category: Custom IC Design

    By rajasnene16

    •

    updated over 1 year ago by rajasnene16

    2 replies • 3497 views
  • Discussion

    Conditional Bindkey Function

    Category: Custom IC SKILL

    By EA1000

    •

    updated over 1 year ago by Andrew Beckett

    2 replies • 3534 views
  • Discussion

    PCell CDF parameters are not preserved

    Category: Custom IC SKILL

    By Naveen002

    •

    started over 1 year ago

    0 replies • 3196 views
  • Suggested Answer

    capture cis 24.1 crash upppon creating new project/design

    Category: Allegro X Capture CIS

    By LR202504305130

    •

    updated over 1 year ago by Akshay khosla

    3 replies • 2057 views
  • Discussion

    Glitch in Synthesized Netlist Simulation of SR Latch — Occurs Only in One Instance

    Category: Digital Implementation

    By SaranyaBalan

    •

    started over 1 year ago

    0 replies • 3976 views
  • Suggested Answer

    Object Properties

    Category: Allegro X Scripting - Skill

    By JuriVi

    •

    updated over 1 year ago by JuriVi

    5 replies • 3331 views
  • Discussion

    Impedance matching between ports

    Category: Custom IC Design

    By Tiago Silva

    •

    started over 1 year ago

    0 replies • 2745 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information