• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 60 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    skill command for layout execution

    Category: Custom IC SKILL

    By Supriyo

    •

    updated over 8 years ago by Supriyo

    26 replies • 36816 views
  • Discussion

    VerilogA model Monte Carlo Simulation - Histogram Curve

    Category: Custom IC Design

    By vijaykpd

    •

    updated over 8 years ago by vijaykpd

    8 replies • 5232 views
  • Discussion

    Design Entry CIS to PCB Editor/Allegro

    Category: PCB Design

    By ame123

    •

    updated over 8 years ago by ashrohar

    6 replies • 7777 views
  • Discussion

    Statistical Contribution or criticality of each device

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 8 years ago by Charanraj Mohan

    2 replies • 16366 views
  • Discussion

    controlling mismatch & other related queries.

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 8 years ago by Charanraj Mohan

    2 replies • 3554 views
  • Discussion

    more pin name and net name checking at check and save

    Category: Custom IC Design

    By enzhu

    •

    updated over 8 years ago by enzhu

    3 replies • 15554 views
  • Discussion

    Looking for the backdrill "ANTI"/"CLEARANCE" using skill

    Category: Allegro X PCB Editor

    By jwhend

    •

    updated over 8 years ago by Faysal

    1 replies • 1361 views
  • Discussion

    error in checking lvs test with calibre tool

    Category: Custom IC Design

    By salar1991

    •

    updated over 8 years ago by salar1991

    2 replies • 18930 views
  • Discussion

    ADE XL netlisting error (some schematic components are blank)

    Category: Custom IC Design

    By CSCNalu

    •

    updated over 8 years ago by CSCNalu

    5 replies • 18250 views
  • Discussion

    Veriloga parameter expression

    Category: Custom IC Design

    By RobinCommander

    •

    updated over 8 years ago by RobinCommander

    3 replies • 19275 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information