• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,645 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Find a overlap of two layers if that layer present in PCell also

    Category: Custom IC SKILL

    By Mahesh gunde 1

    •

    updated over 8 years ago by Andrew Beckett

    4 replies • 18283 views
  • Discussion

    Turning off grid and track by default

    Category: Custom IC SKILL

    By GDCRA

    •

    updated over 8 years ago by skillUser

    2 replies • 17379 views
  • Discussion

    OrCAD PCB 16.6 - inconsistent anti-pads

    Category: PCB Design

    By embeddedTom

    •

    updated over 8 years ago by redwire

    3 replies • 1857 views
  • Discussion

    Can't create a test in ADE L or XL

    Category: Custom IC Design

    By wgtkan

    •

    updated over 8 years ago by wgtkan

    11 replies • 5238 views
  • Discussion

    Kill a process

    Category: Allegro X PCB Editor

    By khuranav007

    •

    updated over 8 years ago by khuranav007

    2 replies • 14967 views
  • Discussion

    disabling annotate/back annotate constraints from capture to/from Allegro

    Category: PCB Design

    By Lennie

    •

    updated over 8 years ago by Wild

    2 replies • 2923 views
  • Discussion

    All Categories areas in User Preferences is empty

    Category: PCB Design

    By Danil3402

    •

    started over 8 years ago

    0 replies • 4724 views
  • Discussion

    ERROR (ADE-3036): Errors encountered during simulation. The simulator run log has not been generated.

    Category: Custom IC Design

    By conrel

    •

    updated over 8 years ago by conrel

    6 replies • 23160 views
  • Discussion

    Optimization of Matching Network in Cadence

    Category: RF Design

    By nadroit

    •

    updated over 8 years ago by Andrew Beckett

    10 replies • 20847 views
  • Discussion

    Questions about ADE-XL results menus

    Category: Custom IC SKILL

    By LuisGutierrez

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 14316 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information