• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 70 Points
    • 2
      MD202602226914
      MD202602226914 50 Points
    • 3
      zpofrp
      zpofrp 45 Points
    • 4
      oldmouldy
      oldmouldy 35 Points
    • 4
      EG202602196052
      EG202602196052 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,779 Points
    • 2
      oldmouldy
      oldmouldy 13,775 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    PARSING A NETLIST

    Category: Custom IC SKILL

    By sadgun

    •

    updated over 9 years ago by sadgun

    2 replies • 15800 views
  • Discussion

    SOC DFT methodology

    Category: Logic Design

    By CHIPS4YU

    •

    updated over 9 years ago by CHIPS4YU

    2 replies • 15320 views
  • Discussion

    ADE-L generates .grf files with non-existing expression definitions

    Category: Custom IC Design

    By dontpanic

    •

    updated over 9 years ago by dontpanic

    2 replies • 15681 views
  • Discussion

    Allegro white screen.

    Category: PCB Design

    By FormerMember

    •

    started over 9 years ago

    0 replies • 7222 views
  • Discussion

    Allegro screen white out

    Category: PCB Design

    By PhilH

    •

    updated over 9 years ago by drobny

    36 replies • 35547 views
  • Discussion

    The problem with the scroll horizontally/zoom in/zoom out in the placement mode.

    Category: PCB Design

    By drobny

    •

    started over 9 years ago

    0 replies • 1944 views
  • Discussion

    Coupling vs. Decoupling Extraction vs. Silicon Results

    Category: Custom IC Design

    By Johanny Saenz

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 16040 views
  • Discussion

    Use the spectre relay component

    Category: Custom IC Design

    By dineshp

    •

    updated over 9 years ago by dineshp

    2 replies • 16293 views
  • Discussion

    Query on Harmonic Port element in analogLib

    Category: RF Design

    By engrvip

    •

    updated over 9 years ago by palmrunner

    9 replies • 20071 views
  • Discussion

    How to draw the bottom level instance layers in the present level

    Category: Custom IC Design

    By Muralidhar

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 14355 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information