• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JM20241029170
      JM20241029170 69 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 65 Points
    • 3
      MD202602226914
      MD202602226914 50 Points
    • 4
      EG202602196052
      EG202602196052 35 Points
    • 5
      oldmouldy
      oldmouldy 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,789 Points
    • 2
      oldmouldy
      oldmouldy 13,780 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    SPICE file of layout showing ground and gate interchanged

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 9 years ago by Charanraj Mohan

    4 replies • 16909 views
  • Discussion

    Regarding Layout Path

    Category: Mixed-Signal Design

    By Sattar72

    •

    updated over 9 years ago by Charanraj Mohan

    4 replies • 15417 views
  • Discussion

    Time Variable Resistor

    Category: Custom IC Design

    By Ahmed Taha

    •

    updated over 9 years ago by Andrew Beckett

    7 replies • 24162 views
  • Discussion

    Is there a way to measure the equivalent capacitance from a node to ground in a circuit?

    Category: Custom IC Design

    By BaaB

    •

    updated over 9 years ago by Andrew Beckett

    7 replies • 26118 views
  • Discussion

    Create Netlist Dialog Box

    Category: PCB Design

    By scottm7

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14188 views
  • Discussion

    Assura LVS using: setenv OA_UNSUPPORTED_PLAT linux_rhel40_gcc44x

    Category: Custom IC Design

    By bartman

    •

    updated over 9 years ago by Quek

    10 replies • 17919 views
  • Discussion

    Array manipulation in calculator

    Category: Custom IC Design

    By manudupouy

    •

    updated over 9 years ago by manudupouy

    3 replies • 17304 views
  • Discussion

    Slow ncls in AMS

    Category: Mixed-Signal Design

    By twen

    •

    updated over 9 years ago by twen

    3 replies • 15455 views
  • Discussion

    A divide by zero exception in connect_lib

    Category: Custom IC Design

    By twen

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 14903 views
  • Discussion

    DRD compactor versus stdcells

    Category: Custom IC Design

    By danmc91

    •

    started over 9 years ago

    0 replies • 14163 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information