• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,645 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Can user assign filename to fsdb in Spectre simulation result using Spectre command option

    Category: Custom IC Design

    By mctang

    •

    updated over 9 years ago by mctang

    4 replies • 16432 views
  • Discussion

    Removing external delay messages

    Category: Logic Design

    By menime54

    •

    started over 9 years ago

    0 replies • 13532 views
  • Discussion

    Gemini pin file definition

    Category: Custom IC Design

    By icjam

    •

    updated over 9 years ago by icjam

    6 replies • 15848 views
  • Discussion

    Loading and streaming custom Pcell issue.

    Category: Custom IC Design

    By Petya

    •

    updated over 9 years ago by Petya

    3 replies • 14410 views
  • Discussion

    Scannable DFT shadow-logic insertion with register sharing around FIFOs by adding clock gating on main test clock

    Category: Logic Design

    By Pacher Luca

    •

    started over 9 years ago

    0 replies • 17984 views
  • Discussion

    export CDL netlist for ALL cells in a library

    Category: Custom IC SKILL

    By ViBi

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 18344 views
  • Discussion

    Collapsing TreeItems in a GUI

    Category: Custom IC SKILL

    By Manikk0501

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 13743 views
  • Discussion

    Corner Simulation in ADE XL

    Category: Custom IC Design

    By nbsingh

    •

    updated over 9 years ago by Andrew Beckett

    3 replies • 15142 views
  • Discussion

    How to set the optimum column width in ADE Results?

    Category: Custom IC Design

    By Magistus

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 13606 views
  • Discussion

    SKILL code to use with VLM to move instances

    Category: Custom IC SKILL

    By knight499

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 13906 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information