• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      MK202510205954
      MK202510205954 50 Points
    • 2
      oldmouldy
      oldmouldy 45 Points
    • 3
      Ganesh B
      Ganesh B 40 Points
    • 3
      SZ20260803361
      SZ20260803361 40 Points
    • 5
      EDAHut
      EDAHut 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,929 Points
    • 2
      oldmouldy
      oldmouldy 13,895 Points
    • 3
      ShawnLogan
      ShawnLogan 9,725 Points
    • 4
      skillUser
      skillUser 7,518 Points
    • 5
      redwire
      redwire 7,228 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Hi, How to hide a set of parameter section in pcell generation using "pcDefinePCell()" fuction

    Category: Custom IC SKILL

    By Ganesh B

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 281 views
  • Answered

    Opening project done in Cadence 16.6 with Free version 25.1

    Category: Allegro X System Capture (EE Cockpit)

    By VA202606266120

    •

    updated 2 months ago by VA202606266120

    7 replies • 1130 views
  • Not Answered

    How to I map capture olb libraries in system capture without the use of default capture.ini?

    Category: Allegro X System Capture (EE Cockpit)

    By Smith ecad

    •

    updated 2 months ago by rg13

    1 replies • 396 views
  • Suggested Answer

    What's Your Fastest Way to Unfix Fixed Objects in Allegro PCB Editor?

    Category: Allegro X PCB Editor

    By Electro Node

    •

    updated 2 months ago by Electro Node

    2 replies • 474 views
  • Discussion

    how to make a cellview read-only?

    Category: Custom IC SKILL

    By JJ202502261359

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 381 views
  • Not Answered

    flip a gemotry in Autogrid

    Category: AutoMesh

    By sima101f

    •

    updated 2 months ago by Gaurav

    3 replies • 414 views
  • Not Answered

    Associate psice model greyed out

    Category: PSpice

    By Shashank

    •

    updated 2 months ago by Shashank

    2 replies • 444 views
  • Discussion

    What is the best way to perform Final Review of PCBs if AI Driven Designs are coming?

    Category: Allegro X PCB Editor

    By John T

    •

    started 2 months ago

    0 replies • 253 views
  • Not Answered

    Constraint setup via TCL in ASC?

    Category: Allegro X Scripting - TCL

    By Gelzone

    •

    updated 2 months ago by Gelzone

    1 replies • 302 views
  • Not Answered

    Cannot generate ODB++ output for a particular design

    Category: Allegro X PCB Editor

    By NS202607206632

    •

    updated 2 months ago by Ulf K

    1 replies • 339 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information