• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      MK202510205954
      MK202510205954 50 Points
    • 2
      oldmouldy
      oldmouldy 45 Points
    • 3
      Ganesh B
      Ganesh B 40 Points
    • 3
      SZ20260803361
      SZ20260803361 40 Points
    • 5
      EDAHut
      EDAHut 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,929 Points
    • 2
      oldmouldy
      oldmouldy 13,895 Points
    • 3
      ShawnLogan
      ShawnLogan 9,725 Points
    • 4
      skillUser
      skillUser 7,518 Points
    • 5
      redwire
      redwire 7,228 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to average a transient-noise iteration family before applying ymax() in ViVA/ADE?

    Category: Custom IC Design

    By Tifox

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 375 views
  • Discussion

    From Challenges to Solution: Interactive 3DX Canvas Session - Join us on July 22nd

    Category: Allegro X PCB Editor

    By Renu Vibha

    •

    updated 2 months ago by vidhyaparameswari

    17 replies • 1476 views
  • Discussion

    Leveraging Instance and Occurrence Annotation Modes in OrCAD X Capture CIS

    Category: Allegro X Capture CIS

    By TechnoBobby

    •

    started 2 months ago

    0 replies • 304 views
  • Discussion

    Specify reference verilog file returns **NONE** in hierarchy editor for grouped cells

    Category: Custom IC SKILL

    By ArthurP

    •

    started 2 months ago

    0 replies • 227 views
  • Suggested Answer

    Can we highlight multiple vias by using xy cordinates at a time in allegro

    Category: Allegro X PCB Editor

    By BC202603263145

    •

    updated 2 months ago by avant

    3 replies • 531 views
  • Discussion

    Is there a known patch or a specific command-line switch

    Category: Logic Design

    By MH20260720605

    •

    started 2 months ago

    0 replies • 191 views
  • Discussion

    How to selectively delete advanced degassing holes in Silicon Layout option

    Category: Allegro X APD

    By SaiPavanl

    •

    started 2 months ago

    0 replies • 249 views
  • Discussion

    Secure Your PCB Intellectual Property with Database Locking in OrCAD X Presto

    Category: OrCAD X Presto PCB

    By vidhyaparameswari

    •

    started 2 months ago

    0 replies • 170 views
  • Discussion

    When should you use LES instead of RANS

    Category: Flow

    By Gaurav

    •

    started 2 months ago

    0 replies • 256 views
  • Discussion

    Cannot Map Schematic Net After Running Quantus QRC

    Category: Custom IC Design

    By aalbason

    •

    started 2 months ago

    0 replies • 210 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information