• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 69 Points
    • 2
      oldmouldy
      oldmouldy 55 Points
    • 3
      AC20250829806
      AC20250829806 50 Points
    • 3
      SD20251126912
      SD20251126912 50 Points
    • 3
      SM202511279440
      SM202511279440 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,680 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to view the specific area in the allegro 3D viewer?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by steve

    1 replies • 15717 views
  • Discussion

    A question of create netlist

    Category: Hardware/Software Co-Development, Verification and Integration

    By Andrew2

    •

    started over 11 years ago

    0 replies • 13700 views
  • Discussion

    Need to Know the model/netlist of xfmr in analogLIB

    Category: Custom IC Design

    By RFStuff

    •

    updated over 11 years ago by Andrew Beckett

    2 replies • 3370 views
  • Discussion

    Problem in Bundle Create

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by steve

    3 replies • 15375 views
  • Discussion

    ncelab: *W,MXWARN: Reached maximum warning limit for 'CUVWSP'(1000)

    Category: Functional Verification

    By sidharth1990

    •

    updated over 11 years ago by muffi

    1 replies • 6538 views
  • Discussion

    Having trouble reconciling the LEF Tech file with the PDK tech file

    Category: Digital Implementation

    By FormerMember

    •

    started over 11 years ago

    0 replies • 1935 views
  • Discussion

    Pin direct connect to plane

    Category: PCB Design

    By FormerMember

    •

    updated over 11 years ago by FormerMember

    2 replies • 14196 views
  • Discussion

    Using CM to control mechincal pin spacing

    Category: PCB Design

    By aricbeaver

    •

    updated over 11 years ago by oldmouldy

    1 replies • 12734 views
  • Discussion

    How to hide the Pin name of the components in Allegro PCB editor

    Category: PCB Design

    By sgilbert

    •

    updated over 11 years ago by sgilbert

    4 replies • 18940 views
  • Discussion

    Ultra librarian to cadence error

    Category: PCB Design

    By Laurentv

    •

    updated over 11 years ago by Laurentv

    1 replies • 14222 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information