• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 35 Points
    • 5
      RM202605273230
      RM202605273230 25 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Tech Lef missing SITE statements ?

    Category: Digital Implementation

    By marten

    •

    updated over 11 years ago by marten

    4 replies • 19021 views
  • Discussion

    Cadence Hotfix error

    Category: RF Design

    By Sss19

    •

    updated over 11 years ago by Sss19

    2 replies • 15623 views
  • Discussion

    Add space to the top and bottom of standard cells

    Category: Digital Implementation

    By Nga Cao

    •

    updated over 11 years ago by Kari

    1 replies • 14556 views
  • Discussion

    Design partition in soc encounter 10.1

    Category: Digital Implementation

    By FMRLI

    •

    updated over 11 years ago by Kari

    1 replies • 15208 views
  • Discussion

    exit without saving/ quit a design skill function?

    Category: Allegro X PCB Editor

    By jwhend

    •

    updated over 11 years ago by eDave

    4 replies • 15883 views
  • Discussion

    Gate Level Sim - SDF annotation debug

    Category: Functional Verification

    By andymont

    •

    updated over 11 years ago by diyar

    2 replies • 8435 views
  • Discussion

    Minarea violation in SOC encounter

    Category: Digital Implementation

    By Zahra

    •

    updated over 11 years ago by Kari

    1 replies • 14811 views
  • Discussion

    Standard way to report/calculate leftover space on the board?

    Category: PCB Design

    By Robert Finley

    •

    updated over 11 years ago by Arifa Anees

    3 replies • 1274 views
  • Discussion

    Regarding more DRCs at routing for 28nm designs using routeDesign command using encan advanced license

    Category: Digital Implementation

    By MGREDDY

    •

    updated over 11 years ago by Kari

    1 replies • 14856 views
  • Discussion

    Power connectivity for SRAMs

    Category: Digital Implementation

    By Terry2000

    •

    updated over 11 years ago by Kari

    1 replies • 15207 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information