• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,740 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Get default via spacing and enclosures

    Category: Custom IC SKILL

    By TaherKotb

    •

    updated over 12 years ago by theopaone

    4 replies • 17245 views
  • Discussion

    Running drc walk skill command

    Category: Allegro X PCB Editor

    By uamcap27

    •

    updated over 12 years ago by Alberto C

    9 replies • 18482 views
  • Discussion

    Export a mechanical symbol from capture to PCB Editor

    Category: PCB Design

    By Yannick74

    •

    updated over 12 years ago by steve

    3 replies • 15858 views
  • Discussion

    Can I correct a misspelled component name while in Allegro Edtor?

    Category: PCB Design

    By ClydeS

    •

    updated over 12 years ago by KEN13

    1 replies • 13530 views
  • Discussion

    TCL/TK utilities

    Category: PCB Design

    By Nayyierwajih

    •

    updated over 12 years ago by oldmouldy

    1 replies • 1500 views
  • Discussion

    PSS and PNOISE Analysis

    Category: Custom IC Design

    By kapiljainwal

    •

    updated over 12 years ago by winniewang

    2 replies • 15110 views
  • Discussion

    How to reduce the file size of .brd and/or remove unused embedded symbols

    Category: PCB Design

    By Yannick74

    •

    updated over 12 years ago by Yannick74

    4 replies • 3645 views
  • Discussion

    Get the hierarchical design reference and display it in the page instance

    Category: PCB Design

    By Yannick74

    •

    updated over 12 years ago by Yannick74

    2 replies • 13485 views
  • Discussion

    missing fillet report

    Category: Allegro X PCB Editor

    By seyerfred

    •

    started over 12 years ago

    0 replies • 13254 views
  • Discussion

    Include a IP netlist during Synthesis of a complete design

    Category: Logic Design

    By Bapaiah

    •

    updated over 12 years ago by Bapaiah

    2 replies • 14579 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information