• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 190 Points
    • 2
      bdc66a938f164d
      bdc66a938f164d 88 Points
    • 3
      oldmouldy
      oldmouldy 80 Points
    • 4
      Aurel B
      Aurel B 77 Points
    • 5
      JCTEYSSIER0
      JCTEYSSIER0 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to overcome DC convergence error in ultrasim?

    Category: Functional Verification

    By bsddsb

    •

    updated over 12 years ago by glennramalho

    1 replies • 13371 views
  • Discussion

    how to remove a subclass

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 12 years ago by VijayVela

    10 replies • 18812 views
  • Discussion

    Orcad schematic pst files empty

    Category: PCB Design

    By billkavid

    •

    updated over 12 years ago by billkavid

    1 replies • 13589 views
  • Discussion

    Setting Clock Input Transition Value When Pin Defined at Instance Output

    Category: Digital Implementation

    By JAUB

    •

    updated over 12 years ago by Kari

    1 replies • 14198 views
  • Discussion

    OSS netlister: how to avoid netlisting of parameter "m"

    Category: Custom IC Design

    By Andreasm

    •

    started over 12 years ago

    0 replies • 719 views
  • Discussion

    Design Entry HDL grid errors

    Category: PCB Design

    By tmd63

    •

    updated over 12 years ago by Jerry GenPart

    3 replies • 14568 views
  • Discussion

    ADE Simulation problem

    Category: Custom IC SKILL

    By NISHAN

    •

    updated over 12 years ago by Andrew Beckett

    2 replies • 13611 views
  • Discussion

    Can pPar pass cyclic's field value from parent?

    Category: Custom IC SKILL

    By kb how

    •

    updated over 12 years ago by kb how

    7 replies • 2872 views
  • Discussion

    how to print chinese font in skill?

    Category: Allegro X PCB Editor

    By robin chu

    •

    updated over 12 years ago by eDave

    1 replies • 13046 views
  • Discussion

    How to retrieve via spacing of a 2x2 customVia in Virtuoso?

    Category: Custom IC SKILL

    By chianga

    •

    updated over 12 years ago by chianga

    2 replies • 13582 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information