• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 215 Points
    • 2
      Aurel B
      Aurel B 108 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 98 Points
    • 4
      excellon1
      excellon1 86 Points
    • 5
      oldmouldy
      oldmouldy 80 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How characterize latches or flip-flops (create tlf file) using SignalStorm.

    Category: Digital Implementation

    By TiNat

    •

    updated over 13 years ago by TiNat

    1 replies • 5660 views
  • Discussion

    Is it possible to pass variables to script from inside SKILL function

    Category: Allegro X PCB Editor

    By Kadar

    •

    updated over 13 years ago by Kadar

    5 replies • 14323 views
  • Discussion

    Mark net not blinking in some technology, how to set it correctly?

    Category: Custom IC SKILL

    By PeterXia

    •

    updated over 13 years ago by PeterXia

    2 replies • 13875 views
  • Discussion

    Creating new folder using SKILL

    Category: Allegro X PCB Editor

    By Kadar

    •

    updated over 13 years ago by Kadar

    2 replies • 13738 views
  • Discussion

    Confusing about Min/Max Propagation Delays

    Category: PCB Design

    By komikumi

    •

    started over 13 years ago

    0 replies • 646 views
  • Discussion

    capture 16.5 , results are part of other_netlist model.ONL file wrong.

    Category: PCB Design

    By min sook

    •

    updated over 13 years ago by Kuenga606

    2 replies • 13289 views
  • Discussion

    verilog-a - model ac biasing

    Category: Custom IC Design

    By soathana

    •

    updated over 13 years ago by ESTEC

    4 replies • 1912 views
  • Discussion

    Can't import techfile into abstract (IC6.1.4)

    Category: Custom IC Design

    By dura

    •

    updated over 13 years ago by Aritra

    2 replies • 1110 views
  • Discussion

    Translating IC5 libaries to IC6

    Category: Custom IC Design

    By DineshBabu

    •

    updated over 13 years ago by DineshBabu

    2 replies • 16083 views
  • Discussion

    A Small SKILL Routine to Draw Dynamic Graphic

    Category: Allegro X PCB Editor

    By leonlee

    •

    updated over 13 years ago by leonlee

    3 replies • 14535 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information