• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    VPULSE PARAMETERS INDICATION ??

    Category: Custom IC Design

    By ganesh9989

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 5567 views
  • Discussion

    What’s new in Celsius Thermal Solver 2023.1 HF2 - #2

    Category: Celsius Thermal Solver

    By SimTech

    •

    updated over 1 year ago by SimTech

    1 replies • 1849 views
  • Discussion

    Change setup of the extracted netlist (Calibre view) -- extraction with QRC

    Category: Custom IC Design

    By BitanMallik

    •

    started over 1 year ago

    0 replies • 761 views
  • Discussion

    Allegro – Tip of the week: Forcing the name of an XNet

    Category: Allegro X PCB Editor

    By JuanCR

    •

    started over 1 year ago

    0 replies • 4877 views
  • Not Answered

    How to create custom title block in OrCAD Capture CIS?

    Category: Allegro X Capture CIS

    By yugandhar

    •

    updated over 1 year ago by CadAP

    2 replies • 9948 views
  • Discussion

    LEF generated with non-used layer info

    Category: Custom IC Design

    By RuihW

    •

    started over 1 year ago

    0 replies • 4826 views
  • Discussion

    Assembler Global Optimization

    Category: Custom IC Design

    By sram17

    •

    updated over 1 year ago by sram17

    1 replies • 5060 views
  • Discussion

    Device Check Asserts that only apply within a specific time window

    Category: Custom IC Design

    By dconnern33

    •

    started over 1 year ago

    0 replies • 5172 views
  • Discussion

    OASCAN TOOL

    Category: Custom IC SKILL

    By aryansingh

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 4970 views
  • Answered

    Invalid expression in measurement function

    Category: PSpice

    By MujikaJulen

    •

    updated over 1 year ago by AyushD

    1 replies • 4310 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information