• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      Hoangkhoipcb
      Hoangkhoipcb 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    script to find Offset page connector style for a signal name.

    Category: Allegro X PCB Editor

    By geekbox

    •

    started over 15 years ago

    0 replies • 12588 views
  • Discussion

    Getting started with Cadence PCB editor

    Category: PCB Design

    By smkerr

    •

    updated over 15 years ago by Amardeep

    2 replies • 13140 views
  • Discussion

    Down Coverting to 15.5

    Category: PCB Design

    By mfshakir

    •

    updated over 15 years ago by Rik Lee

    3 replies • 13325 views
  • Discussion

    How to raise the schematic window by SKILL ?

    Category: Custom IC SKILL

    By marbs

    •

    updated over 15 years ago by skillUser

    5 replies • 16648 views
  • Discussion

    Like to extract Some layout nets new layout (new Cell)

    Category: Custom IC Design

    By Satya

    •

    updated over 15 years ago by Quek

    6 replies • 15798 views
  • Discussion

    Layer grouping in Techfile and acess it through Skill

    Category: Custom IC Design

    By Satya

    •

    updated over 15 years ago by Andrew Beckett

    3 replies • 14708 views
  • Discussion

    Metal co-ordinates of a PCELL

    Category: Custom IC SKILL

    By Vignesh054

    •

    updated over 15 years ago by Vignesh054

    4 replies • 14586 views
  • Discussion

    Running ODB++ from the command line

    Category: PCB Design

    By CADcaveman

    •

    updated over 15 years ago by mcatramb91

    8 replies • 19862 views
  • Discussion

    Creating parts and connectors in 16.2

    Category: PCB Design

    By Cannon Fodder

    •

    updated over 15 years ago by tltoth

    3 replies • 13432 views
  • Discussion

    vdd not sensed in post-layout simulation

    Category: Custom IC Design

    By Malolo

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 14304 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information