• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      CF202606104231
      CF202606104231 111 Points
    • 2
      BB202608098129
      BB202608098129 80 Points
    • 3
      Zhifeng Jin
      Zhifeng Jin 55 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 45 Points
    • 5
      steve
      steve 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,924 Points
    • 2
      oldmouldy
      oldmouldy 13,850 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Setting "schematic" as stop view in Spectre netlister

    Category: Custom IC SKILL

    By hkutuk

    •

    updated over 17 years ago by hkutuk

    2 replies • 3816 views
  • Discussion

    Importing a Mentor Neutral File into Allegro???

    Category: PCB Design

    By Chalford

    •

    updated over 17 years ago by AcAe

    7 replies • 19656 views
  • Discussion

    SKILL equivalent for MOD function

    Category: Allegro X PCB Editor

    By Nagaraj Shanmu

    •

    updated over 17 years ago by Nagaraj Shanmu

    1 replies • 19515 views
  • Discussion

    Setting of Constraint region...

    Category: PCB Design

    By C Shiva

    •

    updated over 17 years ago by Ejlersen

    6 replies • 18075 views
  • Discussion

    How to export from protel PCB to Allegro PCB?

    Category: PCB Design

    By ELEKVN

    •

    updated over 17 years ago by ELEKVN

    2 replies • 15022 views
  • Discussion

    Wall thickness of a via hole...

    Category: PCB Design

    By C Shiva

    •

    updated over 17 years ago by ungas

    3 replies • 19816 views
  • Discussion

    Can we copy placement from old board?

    Category: Allegro X PCB Editor

    By ELEKVN

    •

    updated over 17 years ago by Ejlersen

    2 replies • 15124 views
  • Discussion

    Update Symbol

    Category: PCB Design

    By Legendarrow

    •

    updated over 17 years ago by Legendarrow

    2 replies • 14504 views
  • Discussion

    CIS Explorer window blank

    Category: PCB Design

    By LarryJ

    •

    updated over 17 years ago by LarryJ

    2 replies • 15328 views
  • Discussion

    PSL equivalent for SVA action block

    Category: Functional Verification

    By Arturi

    •

    updated over 17 years ago by Arturi

    2 replies • 15210 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information