• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 129 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      DavidJHutchins
      DavidJHutchins 90 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Now evaluating AWR: General question concerning AWR vs. Virtuoso (PDK reuse).

    Category: RF Design

    By miner tom

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7496 views
  • Discussion

    Power supply

    Category: RF Design

    By Azaro

    •

    updated over 2 years ago by Andrew Beckett

    6 replies • 9723 views
  • Discussion

    Hysteresis loss calculation for Magnetic circuits in PSpice made easy

    Category: PSpice

    By AyushD

    •

    started over 2 years ago

    0 replies • 5291 views
  • Discussion

    Gain Amplifier design help

    Category: RF Design

    By shmah1

    •

    updated over 2 years ago by David Webster

    3 replies • 7742 views
  • Suggested Answer

    How to find pin name using SKILL

    Category: Allegro X Scripting - Skill

    By fithawi

    •

    updated over 2 years ago by AsbjornEdvalds

    2 replies • 3574 views
  • Discussion

    Innovus ignores set_false_path constraint

    Category: Digital Implementation

    By FormerMember

    •

    updated over 2 years ago by FormerMember

    2 replies • 4066 views
  • Discussion

    Allegro - Tip of the week: Quick way to get the etch length between two pins of a net having multiple pins

    Category: Allegro X PCB Editor

    By mahimag

    •

    updated over 2 years ago by avant

    1 replies • 1236 views
  • Discussion

    ERROR: ADE-5014 in ams simulation

    Category: Custom IC Design

    By sjwprcker

    •

    updated over 2 years ago by sjwprcker

    2 replies • 7436 views
  • Discussion

    ERROR: (IMPSP-9099): Scan chains exist in this design but are not defined for xx% flops

    Category: Digital Implementation

    By JayBee

    •

    updated over 2 years ago by JayBee

    3 replies • 12958 views
  • Discussion

    How to include extracted output in your adexl simulation?

    Category: Custom IC Design

    By Vishesh Gupta

    •

    updated over 2 years ago by Vishesh Gupta

    6 replies • 8640 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information