• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 129 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      DavidJHutchins
      DavidJHutchins 90 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to add a net between two instances in schematic.

    Category: Custom IC SKILL

    By Sandeep Kailasa

    •

    updated over 2 years ago by Andrew Beckett

    6 replies • 10297 views
  • Discussion

    Multi-dimensional bus notation in Virtuoso Schematic Viewer

    Category: Custom IC Design

    By Nader Fathy

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7612 views
  • Discussion

    transient temperature plot

    Category: Custom IC Design

    By sjwprcker

    •

    updated over 2 years ago by sjwprcker

    4 replies • 8112 views
  • Discussion

    Summing analog waveform bus

    Category: Custom IC SKILL

    By MatanR

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7128 views
  • Discussion

    SysCap – Tip of the Week: Adding Variant-specific properties

    Category: Allegro X System Capture (EE Cockpit)

    By DesignTech

    •

    started over 2 years ago

    0 replies • 5033 views
  • Discussion

    Hierarchical Synthesis in Genus

    Category: Digital Implementation

    By Michael11

    •

    started over 2 years ago

    0 replies • 10413 views
  • Discussion

    Attaching Hspice model to a newly defined cell view

    Category: Custom IC Design

    By sidm

    •

    updated over 2 years ago by sidm

    4 replies • 7750 views
  • Discussion

    vbit pattern

    Category: Custom IC Design

    By JHC

    •

    updated over 2 years ago by ShawnLogan

    1 replies • 7404 views
  • Discussion

    Duplicated Virtuoso icons in taskbar

    Category: Custom IC Design

    By MichR

    •

    updated over 2 years ago by MichR

    2 replies • 6864 views
  • Suggested Answer

    Net Resistance By Skill

    Category: Allegro X Scripting - Skill

    By smah

    •

    updated over 2 years ago by mahimag

    1 replies • 3337 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information