• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 40 Points
    • 5
      excellon1
      excellon1 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,820 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Change license type on Linux for AWR Design Environment

    Category: AWR Design Environment

    By DK202604288645

    •

    updated 21 days ago by OscPn

    1 replies • 292 views
  • Discussion

    Re-evaluate results in assembler via SKILL?

    Category: Custom IC SKILL

    By leok

    •

    updated 22 days ago by leok

    2 replies • 383 views
  • Answered

    OrCAD X Capture 25.1 – PDF Export in Variant Mode Produces Extra Pages and Error Message

    Category: Allegro X Capture CIS

    By Kevcsc

    •

    updated 22 days ago by Krissn

    20 replies • 3198 views
  • Answered

    Increase default pin spacing when creating parts from spreadsheet

    Category: Allegro X Capture CIS

    By LogicNet

    •

    updated 22 days ago by TechnoBobby

    1 replies • 380 views
  • Discussion

    DC nested sweep of variables

    Category: Custom IC Design

    By Svilen64

    •

    updated 23 days ago by Svilen64

    16 replies • 2049 views
  • Suggested Answer

    Cannot generate ODB++ output for a particular design. The tool fails with eif_cadence-583004 error.

    Category: Allegro X PCB Editor

    By BC202603263145

    •

    updated 23 days ago by MZ20250602835

    4 replies • 652 views
  • Suggested Answer

    Is there any check available in Allegro to catch the impedance traces running parallel on adjacent layers?

    Category: Allegro X PCB Editor

    By BC202603263145

    •

    updated 26 days ago by JuanCR

    1 replies • 396 views
  • Discussion

    Bad AMS simulation Accuracy for L2E Conversion

    Category: Mixed-Signal Design

    By Khalid Eissa

    •

    updated 26 days ago by Khalid Eissa

    1 replies • 298 views
  • Suggested Answer

    PCB is lagging while selecting and moving the components

    Category: Allegro X PCB Editor

    By Hemanth

    •

    updated 27 days ago by John T

    1 replies • 346 views
  • Not Answered

    Unable to Upload Images

    Category: PSpice

    By MrTF

    •

    updated 27 days ago by Zhifeng Jin

    3 replies • 415 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information