• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 190 Points
    • 2
      bdc66a938f164d
      bdc66a938f164d 88 Points
    • 3
      oldmouldy
      oldmouldy 80 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 75 Points
    • 5
      Elecguy
      Elecguy 65 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    The cell is getting skipped during cell characterization

    Category: Custom IC Design

    By Vikram17

    •

    started over 3 years ago

    0 replies • 8508 views
  • Not Answered

    Conversion from OrCAD SDT to Capture V17.2 - Results Unclear

    Category: Allegro X Capture CIS

    By Altazi

    •

    started over 3 years ago

    0 replies • 678 views
  • Discussion

    Clarity - Tip of the Week - Load Multiple Designs in Clarity 3D Layout

    Category: Clarity 3D Solver

    By SimTech

    •

    started over 3 years ago

    0 replies • 983 views
  • Not Answered

    Are flash pads necessary?

    Category: Allegro X PCB Editor

    By ISA7

    •

    updated over 3 years ago by Noradavis

    2 replies • 10258 views
  • Discussion

    rodFillWithRects not giving any output rectangles

    Category: Custom IC SKILL

    By Sheppie

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 9377 views
  • Discussion

    Why xrun timescale does not comply with SV-2012 spec?

    Category: Functional Verification

    By galenxiao

    •

    updated over 3 years ago by galenxiao

    3 replies • 13263 views
  • Not Answered

    "Enable Hierarchical Variants" option is disabled Design Entry HDL

    Category: Design Entry HDL

    By markyd

    •

    started over 3 years ago

    0 replies • 1332 views
  • Discussion

    SKILL For Composing a Shape enclosing the PAD EDGE of set of Pins

    Category: Allegro X Scripting - Skill

    By KAUSHAL S

    •

    updated over 3 years ago by DavidJHutchins

    3 replies • 5495 views
  • Discussion

    SKILL program for creating shapes from closed polygon lines.

    Category: Allegro X Scripting - Skill

    By KAUSHAL S

    •

    updated over 3 years ago by mstaub

    2 replies • 6990 views
  • Discussion

    What the license is required in spectre simulation?

    Category: Custom IC Design

    By ichiro

    •

    updated over 3 years ago by ichiro

    2 replies • 11811 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information