• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 145 Points
    • 2
      oldmouldy
      oldmouldy 90 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 87 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 5
      excellon1
      excellon1 56 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Sigrity – Tip of the week: Common Mode vs. Differential Mode Signals

    Category: Sigrity

    By SimTech

    •

    started over 3 years ago

    0 replies • 7596 views
  • Discussion

    Quantus (Calibre) Interface

    Category: Custom IC Design

    By paulinho

    •

    updated over 3 years ago by MaximX

    2 replies • 15334 views
  • Not Answered

    changing plating diameter on padstack editor

    Category: Allegro X PCB Editor

    By myil17

    •

    updated over 3 years ago by excellon1

    1 replies • 9264 views
  • Not Answered

    Cline to static shapes voiding - Cline to auto void creation.

    Category: Allegro X PCB Editor

    By excellon1

    •

    updated over 3 years ago by excellon1

    2 replies • 3400 views
  • Not Answered

    changing the x variable in pspice dcanalysis

    Category: PSpice

    By tysze

    •

    started over 3 years ago

    0 replies • 7661 views
  • Discussion

    Spectre: is it possible to define a deterministic start time for the PSS beat period?

    Category: Custom IC Design

    By dontpanic

    •

    updated over 3 years ago by Andrew Beckett

    2 replies • 10830 views
  • Discussion

    Quantus: extraction to DSPF fails if "Delete X prefix" option is used

    Category: Custom IC Design

    By dontpanic

    •

    updated over 3 years ago by dontpanic

    2 replies • 2540 views
  • Discussion

    Simulating Config with veriloga view set, does not simulate the veriloga version but still runs the schematic.

    Category: Custom IC Design

    By JohnTweed

    •

    updated over 3 years ago by JohnTweed

    12 replies • 15055 views
  • Answered

    How to delete the DBID:REMOVED in a list?

    Category: Allegro X Scripting - Skill

    By krthik15

    •

    updated over 3 years ago by krthik15

    2 replies • 1752 views
  • Not Answered

    Ease of viewing multiple waveforms in PSpice Probe Window

    Category: PSpice

    By DesignTech

    •

    started over 3 years ago

    0 replies • 9242 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information