• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 4
      Aurel B
      Aurel B 51 Points
    • 5
      ShawnLogan
      ShawnLogan 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Best Way to Package and Share a pCell

    Category: Custom IC SKILL

    By Ynishant

    •

    updated over 3 years ago by Ynishant

    2 replies • 10355 views
  • Discussion

    How to read output of a 32bit bus in a transient simulation using Spectre ?

    Category: Mixed-Signal Design

    By Mdad

    •

    updated over 3 years ago by FormerMember

    11 replies • 16053 views
  • Discussion

    How to increase the precision of signal [Verilog-A problem]?

    Category: Custom IC Design

    By YYLee

    •

    updated over 3 years ago by YYLee

    2 replies • 10429 views
  • Discussion

    Difference between cds and cdsbo(or cgs & cgsbo) in DC Operating Point

    Category: RF Design

    By jandk

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 3310 views
  • Suggested Answer

    ERROR(ORPSIM-2604): PSpice returned error. Terminating simulation.

    Category: PSpice

    By Micheal schenk

    •

    updated over 3 years ago by TechiEE12

    3 replies • 4048 views
  • Discussion

    Assembler Results table in Detailed Transposed mode cuts the output names ic20.1.500.22

    Category: Custom IC Design

    By StephanWeber

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 9151 views
  • Discussion

    How can I combine Multipart Path from several .il files?

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by Andrew Beckett

    9 replies • 12403 views
  • Not Answered

    How to add multiple boards in OrCAD panel editor 17.2

    Category: Allegro X PCB Editor

    By Schulz Jordan

    •

    started over 3 years ago

    0 replies • 8942 views
  • Discussion

    I want the layout view to be automatically displayed on the left.

    Category: Custom IC Design

    By Daeho

    •

    updated over 3 years ago by Daeho

    2 replies • 10357 views
  • Discussion

    Allegro – Tip of the week: Save and Restore your UI settings

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 3 years ago

    0 replies • 11853 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information