• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      oldmouldy
      oldmouldy 65 Points
    • 3
      MZ20250602835
      MZ20250602835 52 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Licensing Issue: Almost working, but not quite

    Category: Login, Licensing & Installation

    By pmckeever

    •

    started 7 months ago

    0 replies • 1053 views
  • Discussion

    calcVal function works during the simulation, but fails after initiating re-evaluation

    Category: Custom IC Design

    By A1vis

    •

    updated 7 months ago by A1vis

    8 replies • 3440 views
  • Suggested Answer

    Cannot remove net from Relative Delay match group

    Category: Allegro X PCB Editor

    By avant

    •

    updated 7 months ago by lfarg

    2 replies • 7430 views
  • Discussion

    PSS/Pnoise analysis for divider circuit, input is pulse waveform from vsource with noise profile

    Category: Custom IC Design

    By Zaara

    •

    started 7 months ago

    0 replies • 507 views
  • Discussion

    Tolerance relaxation when calculating DC operating point - impact on accuracy of SP analysis

    Category: Custom IC Design

    By Macio

    •

    updated 7 months ago by Macio

    2 replies • 823 views
  • Discussion

    Nested ddt Operator

    Category: Custom IC Design

    By JF202408126026

    •

    updated 7 months ago by JF202408126026

    2 replies • 1751 views
  • Answered

    Standard Bill of Material Template

    Category: Allegro X Capture CIS

    By Ben Bina

    •

    updated 7 months ago by PP202506235415

    3 replies • 1831 views
  • Discussion

    using bus pin for inherited connection with AMS

    Category: Custom IC Design

    By Darrell L

    •

    started 7 months ago

    0 replies • 1614 views
  • Answered

    PDN Impedance Simulation

    Category: Sigrity

    By HirosakiOnda

    •

    updated 7 months ago by HirosakiOnda

    4 replies • 3795 views
  • Suggested Answer

    How do I recover a previous installation of OrCAD

    Category: Allegro X Capture CIS

    By RWBurroughs

    •

    updated 7 months ago by RWBurroughs

    5 replies • 2671 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information