• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 157 Points
    • 2
      masamasa
      masamasa 139 Points
    • 3
      Aurel B
      Aurel B 108 Points
    • 4
      steve
      steve 95 Points
    • 4
      DavidJHutchins
      DavidJHutchins 95 Points
  • Leaderboard

    • 1
      steve
      steve 17,694 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Capture - Random behaviour in Property Editor

    Category: PCB Design

    By Fredda

    •

    started over 4 years ago

    0 replies • 1081 views
  • Not Answered

    Probelm PDF Export in Orcad Capture CIS

    Category: Allegro X Capture CIS

    By Filo88

    •

    updated over 4 years ago by Filo88

    2 replies • 12094 views
  • Discussion

    Variable Capacitor (C_var) simulation?

    Category: PCB Design

    By BigGing432

    •

    updated over 4 years ago by AvengerThanos

    1 replies • 11323 views
  • Discussion

    How does cadence communicate with external programs by socket?

    Category: Allegro X Scripting - Skill

    By majiying

    •

    started over 4 years ago

    0 replies • 8659 views
  • Discussion

    Cadence call the external exe containing a window,but the window can not pop up?

    Category: Allegro X Scripting - Skill

    By majiying

    •

    started over 4 years ago

    0 replies • 3469 views
  • Discussion

    Regex - named group for subrutine

    Category: Allegro X Scripting - Skill

    By mir0mik

    •

    started over 4 years ago

    0 replies • 967 views
  • Discussion

    make smaller or hide overlay in Cadence Layout XL

    Category: Custom IC Design

    By hesaliveJim

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 10929 views
  • Discussion

    syntax errors in pspice type cell view - virtuoso

    Category: PCB Design

    By tomerz

    •

    started over 4 years ago

    0 replies • 1129 views
  • Discussion

    measurements on spectrum

    Category: Mixed-Signal Design

    By vamshiky

    •

    updated over 4 years ago by vamshiky

    2 replies • 15644 views
  • Discussion

    Define a node as Hi Z in verilog-A

    Category: Mixed-Signal Design

    By bikram94

    •

    updated over 4 years ago by FormerMember

    7 replies • 19558 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information