• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      avant
      avant 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      JV202605125312
      JV202605125312 30 Points
    • 4
      RM202605273230
      RM202605273230 25 Points
    • 5
      MZ20250602835
      MZ20250602835 20 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Layout Pattern Matching

    Category: Custom IC SKILL

    By JJ202502261359

    •

    started 9 months ago

    0 replies • 2480 views
  • Answered

    Trouble With Layer Name Pair

    Category: Allegro X Scripting - Skill

    By MarkGorecki

    •

    updated 9 months ago by MarkGorecki

    3 replies • 2193 views
  • Discussion

    How to use terminal Command in cadence CIW?

    Category: Custom IC SKILL

    By Nagarajpk

    •

    updated 9 months ago by Nagarajpk

    9 replies • 6053 views
  • Answered

    ORCAP-1589: Net has two or more aliases that might lead to a short.

    Category: Allegro X Capture CIS

    By Fredda

    •

    updated 9 months ago by avant

    8 replies • 24131 views
  • Not Answered

    Back annotation via a TCL Script

    Category: Allegro X Capture CIS

    By Maxime1998

    •

    updated 9 months ago by Maxime1998

    2 replies • 1282 views
  • Suggested Answer

    Ajay Hinduja ~ How can I set a component to 'Do Not Populate' (DNP) for one variant, but not for others?

    Category: Allegro X Capture CIS

    By AH202508268512

    •

    updated 9 months ago by TechnoBobby

    1 replies • 1992 views
  • Not Answered

    Creating table in Livedoc

    Category: OrCAD X Presto PCB

    By Kevcsc

    •

    updated 9 months ago by Kevcsc

    2 replies • 1692 views
  • Suggested Answer

    Allegro 3DX Canvas - Displays counterbore but doesn't export counterbore

    Category: Allegro X PCB Editor

    By BIGRAY

    •

    updated 9 months ago by John T

    2 replies • 1299 views
  • Discussion

    Transform Your PCB Design Workflow with Revolutionary Fanout Options

    Category: Allegro X PCB Editor

    By vidhyaparameswari

    •

    started 9 months ago

    0 replies • 2068 views
  • Not Answered

    Automate Fine/turbo workflow

    Category: Turbo

    By Delfim Sa

    •

    updated 9 months ago by Delfim Sa

    2 replies • 2467 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information