• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      avant
      avant 76 Points
    • 5
      DavidJHutchins
      DavidJHutchins 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to fix a corrupted schematic

    Category: Custom IC Design

    By jorgevdelacruzN

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 12913 views
  • Not Answered

    How create new schematic for resistor Pspice AA enabled?

    Category: PSpice

    By eddoh

    •

    updated over 4 years ago by eddoh

    2 replies • 10524 views
  • Discussion

    methods with variable number of arguments

    Category: Custom IC SKILL

    By LDIL

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11802 views
  • Discussion

    APD viewer script to list coordinates of specific objects?

    Category: Allegro X APD

    By nrf77

    •

    updated over 4 years ago by masamasa

    1 replies • 14301 views
  • Discussion

    Configure outputstart in tstab

    Category: Custom IC Design

    By ErickelRojo

    •

    updated over 4 years ago by FormerMember

    7 replies • 14246 views
  • Discussion

    Inheriting verilogams parameters not inheriting from ADE

    Category: Custom IC Design

    By NickA

    •

    started over 4 years ago

    0 replies • 10962 views
  • Discussion

    View values of process parameters for every Monte Carlo sample

    Category: Custom IC Design

    By soph

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 13700 views
  • Discussion

    Extremely slow layout viewing performance while moving objects

    Category: Custom IC Design

    By BakBeh

    •

    updated over 4 years ago by BakBeh

    2 replies • 12803 views
  • Discussion

    How to include a randon noise source in tran simulation ?.

    Category: Custom IC Design

    By alexsunny123

    •

    updated over 4 years ago by Frank Wiedmann

    1 replies • 11889 views
  • Discussion

    Genus advices on how to handle power and analog signals

    Category: Logic Design

    By abettati

    •

    started over 4 years ago

    0 replies • 14188 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information