• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      avant
      avant 76 Points
    • 5
      DavidJHutchins
      DavidJHutchins 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Generating a report for nets

    Category: Allegro X PCB Editor

    By Lennie

    •

    updated over 4 years ago by DavidJHutchins

    1 replies • 15258 views
  • Discussion

    Capture CIS 17.4 component browser hangs over VPN

    Category: PCB Design

    By JohanEklov

    •

    updated over 4 years ago by RFinley

    1 replies • 11625 views
  • Discussion

    Create a new Constraint Group or Constraint Class ?

    Category: Allegro X PCB Editor

    By Cailloux

    •

    updated over 4 years ago by kevintaylor78

    2 replies • 17870 views
  • Discussion

    Replace library name and cell name of standard cells in schematic

    Category: Custom IC SKILL

    By naresh9005

    •

    updated over 4 years ago by Andrew Beckett

    6 replies • 18513 views
  • Discussion

    How to interface Cpp code through DPI

    Category: Functional Verification

    By archive

    •

    updated over 4 years ago by StephenH

    2 replies • 18528 views
  • Discussion

    Some holes don't show up in .DRL artwork

    Category: Allegro X PCB Editor

    By jtw385

    •

    updated over 4 years ago by Maximillian Kris

    3 replies • 3783 views
  • Discussion

    Different Behavior of leChopShape Command in ic 06.18.050 & in icadvm 18.10.090 !!!

    Category: Custom IC SKILL

    By Sonu Chopra

    •

    updated over 4 years ago by Sonu Chopra

    6 replies • 3305 views
  • Discussion

    leStretchShape( ) not stretching correct edges

    Category: Custom IC SKILL

    By Michael Kolesnik

    •

    updated over 4 years ago by Andrew Beckett

    4 replies • 12745 views
  • Discussion

    vManager Regressions failing due to Exclusive Lock

    Category: Functional Verification

    By BGarcia

    •

    updated over 4 years ago by StephenH

    3 replies • 15869 views
  • Discussion

    (17.4HF013)In the PCB setup of Allegro Project Manager, the background color display is abnormal!

    Category: PCB Design

    By Kinzhifeng

    •

    started over 4 years ago

    0 replies • 1321 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information