• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 105 Points
    • 4
      DavidJHutchins
      DavidJHutchins 75 Points
    • 5
      avant
      avant 71 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    identification of diode and monolithic amplifier

    Category: RF Design

    By tomas589

    •

    started over 4 years ago

    0 replies • 12158 views
  • Discussion

    trouble with auto routing minimum spanning tree, Layout XL

    Category: Custom IC Design

    By helloIamAndrea

    •

    started over 4 years ago

    0 replies • 11623 views
  • Discussion

    Orcad 17.4 S012. Design flow is constraint manager enabled, require pstcmdb.dat and pstcmbc.dat files

    Category: PCB Design

    By JuriV

    •

    started over 4 years ago

    0 replies • 12072 views
  • Discussion

    OSVVM Support and Xcelium

    Category: Functional Verification

    By SNaumov

    •

    started over 4 years ago

    0 replies • 11904 views
  • Discussion

    Problem in simulating an inverter using BSIMCMG

    Category: Custom IC Design

    By Engto

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11888 views
  • Discussion

    Running Cadence in the background of the server and successfully reconnect it after network stops

    Category: Custom IC SKILL

    By EEE student

    •

    updated over 4 years ago by Andrew Beckett

    4 replies • 16990 views
  • Discussion

    How to ignore FILL cells from Encounter in LVS Assura?

    Category: Custom IC Design

    By Kabal

    •

    updated over 4 years ago by RobMan

    6 replies • 18570 views
  • Discussion

    3d Canvas Mounting Hole diameter

    Category: Allegro X PCB Editor

    By jatins

    •

    updated over 4 years ago by jatins

    5 replies • 12689 views
  • Discussion

    OrCAD or Allegro PCB 17.2 version Assign Color, Deassign Color bug

    Category: PCB Design

    By ichliebedich

    •

    updated over 4 years ago by steve

    1 replies • 13345 views
  • Discussion

    How to add pin to end of a wire

    Category: Custom IC SKILL

    By Martinsh

    •

    updated over 4 years ago by Martinsh

    6 replies • 18007 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information