• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    DESIGN OUTLINE Vs ROUTE KEEPIN/PACKAGE KEEP IN

    1586 views
    0 replies
    Started over 1 year ago
    by vidhyaparameswari
  • Discussion

    Tips to Reduce the File Size of a Board Database

    6474 views
    3 replies
    Latest over 1 year ago
    by LG20250311762
  • Suggested Answer

    Placement Grid not working 0

    3740 views
    1 reply
    Latest over 1 year ago
    by steve
  • Not Answered

    Weird zoom in behavior in Capture CIS 0

    2675 views
    6 replies
    Latest over 1 year ago
    by PCBSHA
  • Answered

    More information about enum type variable in TCL Class 0

    2234 views
    5 replies
    Latest over 1 year ago
    by Morgan
  • Not Answered

    How to permanently change the front size of the Capture Command Window (the font size is too small) 0

    1895 views
    4 replies
    Latest over 1 year ago
    by Morgan
  • Answered

    Checking Menu Item states from tcl script +1

    2795 views
    5 replies
    Latest over 1 year ago
    by HH202501061832
  • Answered

    Removing Soldermask from Backdrill Vias 0

    4087 views
    3 replies
    Latest over 1 year ago
    by CP202407234840
  • Suggested Answer

    How can I assign a net to an etch arc in Cadence Allegro 17.4? 0

    3798 views
    2 replies
    Latest over 1 year ago
    by avant
  • Suggested Answer

    Generating Port in PowerSI: Error "Failed to generate ports for circuit: No Negative Terminal" 0

    1539 views
    1 reply
    Latest over 1 year ago
    by Sumith
  • Suggested Answer

    artwork control form (gerber out) setup 0

    3523 views
    1 reply
    Latest over 1 year ago
    by techiecs
  • Discussion

    How to Upgrade and DB doctor for all 1500 parts of PCB footprints from 16.2 to 17.2

    20385 views
    10 replies
    Latest over 1 year ago
    by DavidJHutchins
  • Answered

    Problem with nctape and correct design name +1

    1443 views
    2 replies
    Latest over 1 year ago
    by staticlounge
  • Discussion

    What are the benefits of cross probing?

    6230 views
    2 replies
    Latest over 1 year ago
    by SO202412187755
  • Answered

    How can I use a tcl script to update the modified information from library to Design Cache which is in .DSN project? 0

    3697 views
    6 replies
    Latest over 1 year ago
    by Morgan
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information