• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Suggested Answer

    Module placement/Swapping using SKILL script 0

    1865 views
    3 replies
    Latest over 1 year ago
    by Henry Monro
  • Discussion

    Introduction to SKILL

    17453 views
    3 replies
    Latest over 1 year ago
    by DavidJHutchins
  • Answered

    How to get a symbol from sch and paste it into a specified OLB library file with tcl script? +1

    2753 views
    4 replies
    Latest over 1 year ago
    by Jadystone
  • Discussion

    How to select a specific net name for a net or signal from multiple names in the design?

    4029 views
    0 replies
    Started over 1 year ago
    by yugandhar
  • Discussion

    How to choose right stackup for your design?

    6906 views
    5 replies
    Latest over 1 year ago
    by Ulf K
  • Suggested Answer

    Is there a way find out if a pad is modified in the design? 0

    1806 views
    3 replies
    Latest over 1 year ago
    by mahimag
  • Suggested Answer

    Swapping of layers on the PCB Board 0

    6596 views
    4 replies
    Latest over 1 year ago
    by avant
  • Answered

    Any guide on upgrading Cadence Allegro from 17.2 to 23.1 +1

    5571 views
    4 replies
    Latest over 1 year ago
    by Ron8778
  • Suggested Answer

    dbid:removed after first iteration 0

    4150 views
    10 replies
    Latest over 1 year ago
    by eDave
  • Suggested Answer

    overlapped vias 0

    5443 views
    3 replies
    Latest over 1 year ago
    by VVRD
  • Discussion

    Routing Tip: Group Routing with Vias

    5049 views
    0 replies
    Started over 1 year ago
    by VVRD
  • Not Answered

    visibility question 0

    4834 views
    2 replies
    Latest over 1 year ago
    by masamasa
  • Answered

    Capture Hierarchy- using global power pins for signal nets? +1

    3650 views
    4 replies
    Latest over 1 year ago
    by Wild
  • Suggested Answer

    Funckey for Net schedule ? 0

    5568 views
    3 replies
    Latest over 1 year ago
    by steve
  • Answered

    Ho To find out the id of a menu command in OrCAD 0

    2592 views
    4 replies
    Latest over 1 year ago
    by PatEscher
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information