• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Analog/Custom Design: Virtuosity: What Color is Your Virtuoso Wearing Today?

    Rishu Misri Jaggi
    Rishu Misri Jaggi
    Like you, Virtuoso can dress in a different color too every day. Interested to know, how? Read on to find out ....
    • 15 Sep 2017
  • Breakfast Bytes: TSMC Process Roadmap Update

    Paul McLellan
    Paul McLellan

     breakfast bytes logoThis Wednesday was TSMC's OIP Ecosystem Forum, one of two major events that TSMC run each year. The stars of the OIP Symposium are not so much TSMC themselves but their partners, one of whom is Cadence. We presented six papers during the day, and had...

    • 15 Sep 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview September 18th to 22nd 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/mrUIXwMuNy8

     breakfast bytes logo

    Coming from TSMC OIP Symposium, Santa Clara (camera Sean)

    Monday: Legato: Smooth Memory Design

    Tuesday: CDNLive India 2017 Trip Report

    Wednesday: India, Singapore, Hong Kong

    Thursday: Using Neural Nets to Make Neural N...

    • 14 Sep 2017
  • Breakfast Bytes: Why Are Design Tools So Bad? Or Are They?

    Paul McLellan
    Paul McLellan

     breakfast bytes logokevin morrisIn a recent feature article at Electronic Engineering Journal, Kevin Morris asks Why are Design Tools So Bad? Or...What? Another Bug?

    You will have to read the whole piece if you want to see the entire argument, but here's a sort of summary:

    ...
    • 14 Sep 2017
  • The India Circuit: CDNLive India Keynote: Qualcomm On 5G And More

    Madhavi Rao
    Madhavi Rao

    CDNLive India concluded last Friday and what an event it was! With 87 paper presentations, six keynotes, an exhibition area, photo booth, Cadence technology pods and more, CDNLive once again proved to be one of the premier industry conferences.

    Both...

    • 13 Sep 2017
  • Breakfast Bytes: New Cadence Support of TSMC 7nm, 7nm+, and 12FFC

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    A quick guide to TSMC processes. There is a 10nm process but very little development is being done at that node. It is like the mad wife kept in the attic like in Jane Eyre. It seems to be primarily for production of the big names in mobile. In general...

    • 13 Sep 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Benchmarking Deep Learning Platforms: The Results

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Mengjun Leng follows up on last week's video where she introduced the project of evaluating the speed of different deep learning platforms. In this episode, she continues to share the preliminary evaluation results and highlights future work.

    https://youtu.be/5JXSdq1wPa8

    • 12 Sep 2017
  • SoC and IP: Cadence IP Is Great for Automotive

    PaulaJones
    PaulaJones

    If you’re designing chips for in-vehicle infotainment, in-cabin electronics, vision systems, digital noise reduction, and advanced driver assistance systems (ADAS), look at Cadence for the key IP to speed your design effort.

    We just announced that we have collaborated with a major foundry to produce an IP portfolio that’s ASIL-B ready and ASIL-C/D capable. See the press release for full details. Cadence IP…

    • 12 Sep 2017
  • Verification: How to Get to a Trillion Devices in the Internet of Things in 2035

    fschirrmeister
    fschirrmeister
    Next month at Arm TechCon, one of the key discussion topics with be the internet of things (IoT), especially after Masayoshi Son, Arm's "parent" Softbank’s CEO, took the stage last year and boldly predicted that “more import...
    • 12 Sep 2017
  • Analog/Custom Design: Virtuosity: Driving Along a Longer Route May Take You Home Sooner!

    Rishu Misri Jaggi
    Rishu Misri Jaggi
    On my way back home every day, I need to make a decision — should I drive less, or more? Because, there are two different routes that I can take to home. The shorter route is usually busier at peak traffic times. The other route, is long. When I reach the cross road, I almost get swayed in to take the shorter, seemingly straight path. The days I give in to that temptation, I usually reach home late. It can be the…
    • 12 Sep 2017
  • Breakfast Bytes: Automotive IP Family for TSMC 16FFC

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAt the semiconductor level, automotive poses huge challenges due to an experience mismatch. On one hand are the traditional automotive semiconductor companies, who have a deep experience in automotive reliability, but mostly in low-complexity devices...

    • 12 Sep 2017
  • Digital Design: Why Pegasus Is the Biggest Breakthrough in SoC Physical Verification in 20 Years.

    Manoj Chacko
    Manoj Chacko
    These days, DRC rule deck availability for the market tools is not a major issue for customers designing on advanced nodes. All EDA vendors work closely with the foundries to facilitate the enablement. The bigger problem is that customers cannot get ...
    • 11 Sep 2017
  • Breakfast Bytes: Xilinx/Arm/Cadence/TSMC Announce World's First 7nm CCIX Silicon Demonstrator; and TSMC OIP Preview

    Paul McLellan
    Paul McLellan

     breakfast bytes logo"It takes a village to raise a child," as the African proverb says. It seems to take a good part of the semiconductor ecosystem to design a 7nm CCIX test vehicle.

    What Is CCIX?

    CCIX is quite new so here's a little review. It stands for Cache...

    • 11 Sep 2017
  • Breakfast Bytes: CDNLive Boston Keynotes

    Paul McLellan
    Paul McLellan

     breakfast bytes logoThere were three keynotes to kick off CDNLive Boston. Tom Beckley gave the Cadence keynote, then Professor Duane Boning from MIT brought us up to date on photonics, and finally Jim Borowick from Medtronics told us how to design a pacemaker.

    It is funny...

    • 8 Sep 2017
  • Breakfast Bytes: Neural Engineering System Design

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAt HOTCHIPS 2017, we had a special break so we could watch the eclipse. Of course, Cupertino wasn't on the path of totality. We had to share a very limited number of eclipse glasses since the ones the conference had organized were stuck in customs. Since...

    • 7 Sep 2017
  • Analog/Custom Design: Virtuosity: Saving, Loading and Sharing ADE Annotation Settings

    Arja H
    Arja H
    The whole ADE annotation flow was overhauled way back in IC6.1.6 but at that time there was no way to share the annotation settings between designs, or to automatically load them. Well, in IC6.1.7 ISR13 we have added the ability to do both!
    • 7 Sep 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview September 11th to 15th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/ljGLKZ0gz8c

     breakfast bytes logo

    Coming from Singapore Botanic Garden (camera Page Teh)

    Monday: CCIX, review and an announcement

    Tuesday: Why Are Design Tools So Bad? Or Are They?

    Wednesday:TSMC OIP Embargoed Announcment

    Thursday: A Record...And a C...

    • 6 Sep 2017
  • Breakfast Bytes: Quantus FS Field Solver for the FinFET Era

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    For any parasitic extraction tool, there is always a tradeoff between performance and accuracy. If SPICE simulations were billions of times faster then we would use circuit simulation for large designs. In extraction, we typically use what is known...

    • 6 Sep 2017
  • Verification: How To Create L3 Cache Command Overflow Stress Test in Less Than 2 Days

    Steve Brown
    Steve Brown
    One category of difficult SoC tests to create are stress tests, to validate the limits of SoC functionality and its behavior in this scenario. It’s usually not overloading a data input port that is challenging; something that can be accomplishe...
    • 5 Sep 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Benchmarking Deep Learning Platforms

    References4U
    References4U

    In this week's Whiteboard Wednesdays episode, Mengjun Leng investigates different deep learning platforms, such as Caffe, TensorFlow, MatConvNet, running on GPUs. We will talk about why and how we compare different platforms for their training and inference speed. In the next episode, we will share with your our preliminary evaluation results.

    https://youtu.be/cFmmzjjgEQU

    • 5 Sep 2017
  • Breakfast Bytes: Naveed Sherwani Takes the Reins at SiFive

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAlgorithms for VLSI Physical Design AutomationA couple of weeks ago, I talked to Naveed Sherwani, the new CEO of SiFive. For more background on them, see my post SiFive: a RISC-V Fabless Semiconductor Company.

    Background

    Naveed did his PhD in the mid-80s on EDA in general and routing in particular...

    • 5 Sep 2017
  • Analog/Custom Design: Virtuoso Video Diary: What Are Parametric Sets?

    Ashu V
    Ashu V
    Over the past few IC6.1.7 and ICADV12.3 ISR releases, a lot of new and useful features have been added to Virtuoso ADE Explorer and Virtuoso ADE Assembler. An interesting one that recently caught my attention amidst this forever-increasing feature list is – Parametric Sets in Design Variables. This feature could be a savior if you’re working on a gigantic list of design variables or parameters with sweeps, but don…
    • 4 Sep 2017
  • Breakfast Bytes: Four Early Computers, 3 and 4

    Paul McLellan
    Paul McLellan
    This is a continuation of Four Early Computers: 1 and 2. The story opens as our intrepid writer...that would be me...is still in the middle of his final year as an undergraduate studying computer science. Data General Nova Another computer we us...
    • 1 Sep 2017
  • Breakfast Bytes: Meeker on Internet Trends in India

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEvery year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed report on internet trends. There is a lot of detail. And when I say "a lot" I mean that this year's report is 355 slides long. I covered most topics in...

    • 31 Aug 2017
  • Breakfast Bytes: Meeker on Internet Trends in China

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEvery year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed report on internet trends. There is a lot of detail. And when I say "a lot" I mean that this year's report is 355 slides long. I covered most topics in...

    • 30 Aug 2017
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information