• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • System, PCB, & Package Design : What's Good About SigXp UI Changes? SPB16.3 Has Many New Enhancements!

    Jerry GenPart
    Jerry GenPart

    The SPB16.3 SigXP UI has been enhanced to focus on giving users better access to information already available in SigXp, reducing the number of steps needed to accomplish simple tasks, provide functionality that enable easy data manipulation and provide better setup and default for an improved out of the box user experience.

    In addition to those enhancements, a new layer stack approach has been added to SigXp, similar…

    • 20 Jan 2010
  • Digital Design: Sometimes It's The Little Things: Working With Square Brackets in Encounter

    BobD
    BobD

    Good news! A long-standing source of irritation for Encounter users has been addressed in our 8.1.USR1 release.  You might not have noticed it if you've grown accustomed to backslash-escaping square brackets in object names.

    For example:
    selectNet DTMF_INST/RESULTS_CONV_INST/nbus_544[0]

    In 7.1, if you tried to select a net with this syntax you'd get the following as the TCL interpreter treated the contents within the…

    • 15 Jan 2010
  • Verification: Android System Verification Part 6

    jasona
    jasona
    Welcome to Part 6 of Android System Verification. It's getting hard to trace back to the previous articles, so here is a complete list of links:Part 1     Part 2     Part 3     Part 4     Part 5Last time I ...
    • 15 Jan 2010
  • RF Engineering: Using The Composite Triple Beat Source to Speed up QPSS Analysis

    Tawna
    Tawna

    Say you have a design with 4 input frequencies: 3164M (vco), 1449M (tone0), 1456M (tone1), 1442M (tone2). Currently when you do a qpss analysis, you are inserting a total of 4 separate ports in your schematic and running a simulation.   There is a divide...

    • 14 Jan 2010
  • SoC and IP: The Flash Factor for Consumer Devices: Will NAND Flash and Hard Disk Storage Coexist or Fight to the Death?

    Denali Blog
    Denali Blog

    By Steve Leibson for Denali Software


    If you spend a lot of time reading and thinking about solid-state drives (SSDs), you may have gotten the impression that NAND Flash storage is at odds with hard-disk storage--that it's a winner-take-all situation. In his keynote at last week's pre-CES Storage Visions 2010 conference in Las Vegas, storage analyst Tom Coughlin dispelled that notion with some cogent slides and some…

    • 13 Jan 2010
  • Verification: Changing The "F" in RTFM to "Fantastic"

    Team genIES
    Team genIES

    Talk about unsung -- tech writers just don't get the credit they deserve.  They sit between R&D, customers, and support trying to capture the capabilities and intent of the software and present it accurately and succintly.  They record the "tribal knowledge" of the team so that new and existing users can function at their best, but then they hear that no one has read the f****** manual.

    Well one of our…

    • 12 Jan 2010
  • Analog/Custom Design: Virtuoso Layout Migrate - 614 Enhancements

    archive
    archive

    Hi, I'm Thibault Alix and I have been working with the VLM team for two years. I'm going to present what's new in Virtuoso IC6.1.4.

    Cadence® Virtuoso® Layout Migrate is the physical layout migration tool within the Cadence Virtuoso custom design environment. It supports fast process and design rule migration of hard IP, custom digital designs, mixed-signal blocks, memories, and standard cell libraries…

    • 11 Jan 2010
  • Verification: AMIQ DVT Maximizes OVM Reuse Via Methodology Compliance

    Team genIES
    Team genIES

    The Open Verification Component (OVC) defined by the official OVM User Guide in the OVM downloads enables the highest levels of reuse.  While the OVM class libraries have the supporting classes for the OVC built-in, writing OVCs properly sits on the shoulders of the verification engineer.  With Amiq's DVT, the verification engineer has the means to check their OVC for OVM compliance.

    To help you learn more about DVT…

    • 8 Jan 2010
  • System, PCB, & Package Design : What's Good About Allegro Placement Replication / Fine Tuning? - Look to SPB16.3 And See!

    Jerry GenPart
    Jerry GenPart

    Placement replication was introduced in Allegro PCB Editor SPB16.2. At that time, the application was limited to replication of component placement. The SPB16.3 release introduces the support of etch circuits (shapes, clines, vias) as well as ease of use improvements associated with basic move, mirror and rotate functions. Once replicated circuits are placed, physical changes such as moving components or modifying etch…

    • 6 Jan 2010
  • SoC and IP: Low Power DDR Options -- From the Trenches

    Denali Blog
    Denali Blog
    by Marc Greenberg, Director of Technical Marketing, Denali Software
    Momentum for LPDDR2 is building. It's mostly in the mobile space, and it's been in the general area of Handsets, MIDs, and other mobile devices. Both high-end and low-end handset customers are seeking LPDDR2 support, which is interesting since LPDDR2 was initially thought to be a high-end technology. Long-term, LPDDR2 devices are expected in a lot…
    • 6 Jan 2010
  • Verification: Back to Work in 2010

    jasona
    jasona
    It's back to work in 2010. Thanks for all the great feedback in 2009. I plan to continue to bring readers interesting material about System Design and Verification in 2010.When I got back to work this week I fired up an openSUSE 10.2 VMWare image...
    • 6 Jan 2010
  • Digital Design: Design Signoff Begins In Implementation

    PeteMc
    PeteMc

    As an ex-design engineer now working in EDA, I am often privileged to see advanced design methodologies from many of my customers. I would like to reflect on the recent trends that I am seeing around signoff analysis for digital ASIC designs.

    For the majority of ASIC designs, signoff analysis includes executing parasitic extraction that feeds static timing analysis, signal integrity analysis and power rail IR drop…

    • 6 Jan 2010
  • Digital Design: Trying to Figure Out Social Media? Ron Ploof Says "Read This First"

    BobD
    BobD

    Left to Right: Ron Ploof, Bob Dwyer
    Photo Credit: brillianthue


    "As a New Media evangelist...I've been able to categorize those reactions into three different personality types: The 'Get-Its,' the 'Traditionals,' and my favorite group, those 'Running with Scissors'" -Ron Ploof

    When I was out in California recently, I had a chance to sit down with author Ron Ploof.  Ron has worked at Cadence…

    • 5 Jan 2010
  • Verification: Is The Industry Ready For Mainstream Adoption of Higher Abstraction?

    Steve Brown
    Steve Brown
    I was recently part of an industry wide interview conducted by Clive "Max" Maxfield of TechBites. Max is trying to uncover the reality behind the apparent trend to move to the high level abstraction of transactions for design and verificati...
    • 4 Jan 2010
  • RF Engineering: NPORT S-Parameter Model Enhancements

    Tawna
    Tawna

    In MMSIM 7.2, two new parameters have been added to the Spectre nport primitive: datatrunc and causality. In MMSIM 7.1, passivity checking was added. The nport now has causality correction, passivity checking and enforcement, and the ability to remove...

    • 30 Dec 2009
  • Verification: Adam’s Verification Top 10 In '10

    Adam Sherer
    Adam Sherer

    I love top 10 lists.  Not so much for the drama of the count-down, but for arguments that inevitably fall out of any prioritization.  So here is my verification top 10 in '10, let the rants begin!

    10. VHDL 1076-2009 Support.  Huh? How did this get here? Given the breadth of IES (Incisive Enterprise Simulator) use across the industry we have requirements from every imaginable source so calling out VHDL is a great example…

    • 29 Dec 2009
  • Verification: Android System Verification Part 5

    jasona
    jasona
    In the previous article I introduced the use of Specman for generating sequences of commands to send to the Android emulator. I demonstrated a better way to generate hardware stimulus compared to using the original telnet connection to the Android co...
    • 29 Dec 2009
  • System, PCB, & Package Design : What's Good About Reflection?

    Jerry GenPart
    Jerry GenPart

    What's good about it is that we don't need to reflect occasionally.

    We can reflect on our lives often. During this Christmas and Hanukkah time, many Judeo–Christian people celebrate the spirituality of the season by reflecting on family, friends, and colleagues and the blessings of our lives throughout the year.

    This past year has brought tougher times for our industry. Some of my friends have been struggling…

    • 28 Dec 2009
  • Verification: Formalizing Multilanguage Mixology For e Users

    teamspecman
    teamspecman

    Historically it’s been very common for e users to have to mix other programming languages with their e verification environment.  Some examples include adding C or C++ reference models, contributing e Universal Verification Components (UVCs) to non-e testbenches, or even interfacing to Matlab models.  To stay in the vanguard of this ongoing trend, the 9.2 Update release posted last week is specifically aimed at formalizing…

    • 24 Dec 2009
  • Verification: Happy Holidays - OVM on The Path to Standardization

    tomacadence
    tomacadence
    I've just heard that the Accellera VIP Technical Subcommittee (TSC) has voted to make the OVM the base for their Universal Verification Methodology (UVM) standard and, in spite of the holidays, I’m so happy that I have to blog about it. When Cadence and Mentor embarked upon the Open Verification Methodology project two and a half years ago, we didn’t know for sure what the results would be. We felt that the industry…
    • 23 Dec 2009
  • Verification: Imitation Is The Sincerest Form Of Flattery - We Thank You!

    Steve Brown
    Steve Brown
    Let me start by sharing some recent blog activity showing competitors doing some admittedly admirable marketing work. Check it out. They write well, gather some good data, etc. All "good stuff" to help customers like you make an "...
    • 21 Dec 2009
  • RF Engineering: Analyzing Distortion With Spectre RF

    Art3
    Art3

    Greetings,

    In the previous appends, we looked at using Shooting Newton Periodic Steady-State analysis to analyze analog circuits. In this append, we will look at using Harmonic Balance Periodic Steady-State, HBPSS, to analyze analog circuits. HBPSS is...

    • 18 Dec 2009
  • Digital Design: Encounter How-To: Selecting Objects By Pointer With dbGet And dbSelectObj

    BobD
    BobD

    I just got back from a trip to California where I met with a couple of customers and presented database access with dbGet in the Encounter Digital Implementation System (EDI for short).  I took notes on the questions that came up- in particular those common between both sets of users.  One item in particular that was helpful was understanding how to select objects by pointer with dbGet.  In this post, I'll explain the basics…

    • 16 Dec 2009
  • Verification: A Holiday Gift For Verification Projects Adopting MDV

    Team MDV
    Team MDV

    john_nehls Submitted By MDV Team Member – John Nehls
    Architect and Team Lead for MDV Solutions Deployment

    Would you like to be doing more with your Enterprise Manager environment but just don’t have the time to figure out how to do it? Maybe things like automated email notifications, project tracking over time, and more automated debug? If you’re interested in any of these, then here is a holiday gift for you…

    • 16 Dec 2009
  • System, PCB, & Package Design : What's Good About The SPB16.3 Release? It's Here - Download It now!

    Jerry GenPart
    Jerry GenPart

    The SPB16.3 release is now available (actually, it was available last week from the Cadence software downloads site at - http://downloads.cadence.com/).

    Where has the year gone! It seems like only yesterday I was blogging about all the cool new SPB16.2 features - and now the SPB16.3 release will add additional improvements and efficiencies to your design process.

    Over the next several weeks, I'll be writing about key new…

    • 15 Dec 2009
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information