• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • SoC and IP: Good times for DDR2 and DDR3 DRAM: Think Memcon 2010

    archive
    archive
    Several more bits of good DRAM news today appearing in DigiTimes and elsewhere point to the improving market for DRAMs. First, Scott Chen, vice president of the APAC Business Division of DRAM module maker Kingston Technology says that he sees signs of strong demand for DRAMs throughout this year. One of the reasons for this rosy outlook is the memory demand created by Microsoft Windows 7 purchases and upgrades. The incremental…
    • 8 Apr 2010
  • System, PCB, & Package Design : What's Good About Windows 7? You'll Need SPB16.3 To See!

    Jerry GenPart
    Jerry GenPart

    OK, OK - I'm sure you don't "need" SPB16.3 to see all the cool whiz-bang features in Windows 7. But, you can now run the SPB16.3 (and very soon the ADW16.3) release on Windows 7.

    You can always visit the Cadence Online Support Cadence Support News area for the latest information about releases, platforms, CDNLive information, etc. The official Windows 7 announcement for the SPB16.3 release can be found…

    • 7 Apr 2010
  • SoC and IP: OCZ Technology unleashes 4th-generation PCIe-based SSD: 512Gbytes to 2Tbytes

    archive
    archive
    Yesterday, high-performance PC component developer and vendor OCZ Technology rolled out its 4th generation of PCIe-based SSD drives called the Z-drive R2 SSD. The new drives employ NAND Flash memory DIMMS arrayed on a standard PCIe-format add-in card. The cards employ x8 (8-lane) PCIe interfaces to achieve a rated read speed of as much as 1.3Gbytes/sec for the 512Gbyte SSD board and 1.4Gbytes/sec for the 1Gbyte and 2Gbyte…
    • 7 Apr 2010
  • SoC and IP: DRAMeXchange says iPad intro will moderate NAND Flash market

    archive
    archive
    By Steve Leibson, Technology Evangelist, Denali Software

    The recent, very successful launch of Apple’s iPad introduces both a new gadget and an entirely new product category to the consumer and business markets. Apple announced last Monday that it had sold more than 300,000 iPads on April 3, the first day that the iPad was available in the US. (That includes pre-orders, of course.) Note that this number tops the first…
    • 7 Apr 2010
  • SoC and IP: DDR3/DDR2 price crossover reached

    Denali Blog
    Denali Blog
    Guest Blogger: Marc Greenberg, Director, Technical Marketing

    The day is finally here - DRAMExchange.com quoted that the session average price of 1Gbit DDR3-800 parts on April 2nd was $3.03 while 1Gbit DDR2-800 was $3.04.

    Only DDR2 memory manufacturers will be celebrating... you should realize that this point has been reached because of rising prices on DDR2 to meet the DDR3 prices, not because of falling DDR3…
    • 6 Apr 2010
  • Verification: When Less Is More, Part 2: Is e Code Really Up to 3x More Compact Than SystemVerilog?

    teamspecman
    teamspecman

    In my last post I wrote some packet generation code to validate the claim that e code can be up to 3 times more compact vs. the equivalent functionality in SystemVerilog.  The result was actually an e description that was more than 3x less than the SystemVerilog equivalent.  In this post, let’s see if these lopsided ratios carry forward to coverage as well.

    If a user wanted to add coverage to the generation example…

    • 6 Apr 2010
  • Digital Design: IR Drop Analysis: It's Not Really Necessary, Is It?

    PeteMc
    PeteMc

    I was recently asked by an engineering manager if running IR drop analysis was really necessary. The argument to support his question was that his engineering team always over-designs the power rails, and so the risk of getting high IR drop was so small that analysis was not required.

    The easiest way to answer his question was to relate what actually happened during the creation of a DAC demo a number of years…

    • 5 Apr 2010
  • Analog/Custom Design: Things You Didn't Know About Virtuoso: It's Video Time!

    stacyw
    stacyw

    Just a quick post to let you know that there have recently been a whole truckload of videos added to the Cadence Online Support Video Library.  (Some shameless self-promotion here--I created many of them...).  Simply go to https://support.cadence.com/ (registration required) and choose Resources->Video Library.  You may want to set up your product preferences to only view those product areas you're interested in. 

    …
    • 1 Apr 2010
  • System, PCB, & Package Design : What's Good About Support Service And Design Bureau Providers? AcAe Can Help!

    Jerry GenPart
    Jerry GenPart

    I usually discuss our SPB solution technical capabilities in my weekly blogs, but decided to chat about this week's press announcement - "Cadence Teams with AcAe to Accelerate Customer Transitions to Allegro PCB Products" - and ask what works the best for you when you've engaged with a design services company.

    Of course, Cadence offers services to help our customers enhance their design environments,…

    • 31 Mar 2010
  • Verification: When Less Is More, Part 1: Is e Really Up to 3x More Compact Than SystemVerilog?

    teamspecman
    teamspecman
    A famous expression in the software world is that “you can only expect 10 good lines of production code per day”.  Web search for this phrase and you will see there is ongoing debate whether this figure is still only 10 lines, or it’s improved to 20, or 100, or more.  One thing that’s not in dispute is that the more lines of code you need to support given task, the more difficult it is for others to comprehend…
    • 30 Mar 2010
  • Digital Design: My DATE With 3DIC Technology

    archive
    archive
    This year DATE (Design, Automation and Test in Europe) was in snowy cold Dresden, Germany, March 8th-March 12th and offered several 3DIC topics during the conference. I heard someone say "How did 3D with TSVs become hot from cold just so quickly?" In fact it did. Last year when I was following this technology I had found the design community to be hesitant in the feasibility of this technology in the beginning with lots…
    • 29 Mar 2010
  • Analog/Custom Design: Video Demo: Your Maiden Voyage Across OCEAN

    archive
    archive

    I still remember my first encounter with OCEAN. It was 2002 and my co-worker had asked me to run a simple test for him.  I sat in my cube, ruffling through our user guides, trying to quickly learn just enough to do the task at hand.  The story ended happily,  but I sure would have saved some time and frustration had I seen the following video.  So for you OCEAN neophytes out there, here’s a nutshell video to get you out of…

    • 29 Mar 2010
  • Verification: Accessing Physical Memory and Registers in a Virtual World

    jasona
    jasona
    When working with Virtual Platforms that are running operating systems it's sometimes useful to be able to access a memory or peripheral from a normal user space program. This can help determine if the hardware is connected properly and it can he...
    • 29 Mar 2010
  • System, PCB, & Package Design : What's Good About Taray? Quite a Bit Actually!

    Jerry GenPart
    Jerry GenPart

    You've probably read about all the buzz in the EDA news this week -

    "Cadence acquires FPGA-focused EDA startup" and here.

    "Cadence buys Taray in time for 28nm FPGAs"

    "Cadence Acquires FPGA Tool Firm Taray"

    "Cadence acquires Taray (why did it take them so long?)"


    Of course, the Taray "7 Circuits" FPGA optimization technology had been integrated into the Cadence OrCAD and…

    • 25 Mar 2010
  • Verification: Tweeting From a Standards Meeting: Good or Bad?

    tomacadence
    tomacadence

    In my last blog entry, I mentioned that I was able to keep up with a lot of the discussion going on at a recent Accellera TSC meeting just by reading the tweets from the participants. That experience got me thinking about how much social media has changed the nature of such meetings, and the consequences of these changes. Clearly, public tweeting from confidential meetings related to your job is crazy and an invitation…

    • 25 Mar 2010
  • Verification: Free eVC Generator From CFS Vision Update

    teamspecman
    teamspecman

    In an earlier post Team Specman had the pleasure of introducing the free, open source software (FOSS) "CFS Vision" project.  The CFS Vision team has now posted this brief introductory video on the Java-based eVC Generator utility described in our interview with their leader, Cristian Slav:

     


    If video fails to play click here.



    Enjoy the video, and this free utility!

    Team Specman


    P.S. Do you have…

    • 24 Mar 2010
  • System, PCB, & Package Design : TeamAllegro Spices Up SNUG With Allegro PCB SI

    TeamAllegro
    TeamAllegro

    Allegro PCB SI has supported multiple simulation engines for well over seven years.  Other than the native TLsim engine, HSpice has been one of the more popular simulation engine choices.  This year at SNUG, we have been invited to meet with HSpice users and show them the value of running HSpice directly from the Cadence Allegro PCB SI environment.

    This demonstration shows HSpice running with IBIS models, and compares the…

    • 24 Mar 2010
  • Verification: Crises In The Semiconductor Industry

    Ran Avinun
    Ran Avinun
    I am on my way to Japan and I have just finished to read an excellent book and in my opinion a "must have" for any marketer and executive in the EDA and the semiconductor industries. The book is called "Chips and Change - How Crisis...
    • 23 Mar 2010
  • Analog/Custom Design: Exceed On Demand And Virtuoso IC6.1

    NewYorkSteve
    NewYorkSteve

    Many of our customers use our Virtuoso software in combination with the windows emulation product from OpenText named "Exceed on Demand".   To maximize performance between the two tools, we have some recommendations: 

     




    For IC6.1.4 and Exceed on Demand 7, these setting will cause problems between the two programs.  You should change the settings to the following:

     

     


    Steve Lewis

    • 22 Mar 2010
  • System, PCB, & Package Design : What's Good About Optical Wiring On PCBs? See How Allegro PCB Editor Makes This Happen!

    Jerry GenPart
    Jerry GenPart

    This week, I'm taking a brief break from the usual PCB solution/product technical discussions and focusing on a very interesting capability used with the Cadence Allegro PCB Editor product.

    You can read all the details from this article - Integrated Optical & Electronic Interconnect PCB Manufacturing in a recent PCB007 update.

     Most of you know that my primary focus is the "front end" environment for the Cadence…

    • 18 Mar 2010
  • Verification: Built-in Message Logging – Part 2 of 2

    teamspecman
    teamspecman

    [Team Specman welcomes back guest blogger, Michael Avery from our Services Group in the UK]

    Building on the Part 1 introduction to Specman’s messaging built-in infrastructure, allow me to share some tips on how to programmatically control and scale message display to help shorten your debug time.

    First and foremost: please, please, please avoid manually commenting out/in debug messages.  While it’s very tempting to…

    • 17 Mar 2010
  • Verification: UVM = OVM 2.1: Even Better!

    tomacadence
    tomacadence

    Since I'm not a member of the Accellera VIP TSC, I did not attend the 2.5-day face-to-face meeting held last week in Massachusetts. But with the steady stream of tweets coming from several of those who did attend, I almost felt as if I were there. That experience will be subject of my next blog entry, but for today I want to touch on some of the interesting news from the face-to-face. Perhaps the most exciting was that…

    • 16 Mar 2010
  • Verification: Built-in Message Logging – Part 1 of 2

    teamspecman
    teamspecman

    [Team Specman welcomes guest blogger Michael Avery, from our Services Group in the UK]

    Messaging is important for two main reasons:

    • It is essential for debugging

    • It can greatly impact simulation performance

    This is why Specman has a messaging infrastructure built-in to provide an easy to use, scalable and efficient mechanism.  Furthermore, Specman’s messaging capabilities allow you to do almost anything which you can conceive…

    • 11 Mar 2010
  • System, PCB, & Package Design : What's Good AMS Simulator’s Probing? Check Out The SPB16.3 Release!

    Jerry GenPart
    Jerry GenPart

    You'll need to check into the nifty new probe capabilities in the SPB16.3 Allegro AMS Simulator release

    These enhancements will improve your experience with analyzing simulation results especially for dense designs.

     These features include:

    • Easy to use pop-up menu for traces
    • Access to Trace Property and Hide and Show Traces
    • Customizing auto-rotation of trace color from an enhanced color set
    • Controlling background and foreground…
    • 10 Mar 2010
  • Digital Design: Signoff-Driven Implementation = Consistent and Convergent = Predictable and Efficient

    archive
    archive

    Digital designs are reaching 10's of millions of instances, which makes efficiency of the overall digital implementation and signoff flow critical to ensure predictability in the design schedule.   A major stumbling block that can be a real threat to that predictability is iterations between different stages of the design flow. There are multiple reasons why this happens but one that should not happen is because…

    • 10 Mar 2010
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information