• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Analog/Custom Design: Virtuosity: Loading Complete 'Routing Recipes' with a Single Click

    Parula
    Parula

    Have you checked out the new VSR Preset feature and the related forms in the IC6.1.7 and ICADV12.3 releases? We all have heard how automatic routing has significantly reduced the turnaround time for layout designers. VSR Preset is a bonus from Cadence to further reduce the time required. It is a "Jewel in the Crown" of Automatic Routing.

    What is a VSR Preset?

    A VSR preset is a simple and user-friendly mechanism…

    • 7 Aug 2017
  • Breakfast Bytes: Discovery of the Electron

    Paul McLellan
    Paul McLellan

     breakfast bytes logojj thomson discovery of the electronToday is the 120th anniversary of the discovery of the electron by J.J. Thomson in 1897, for which he received the Nobel prize in 1906. The results were published in Philosophical Magazine 44 (269): pages 293–316. I don't know the precise date of publication...

    • 7 Aug 2017
  • Verification: How to Model State Machines in the Accellera Portable Stimulus Standard for Low Power SoC Verification

    Steve Brown
    Steve Brown
    The Accellera Portable Stimulus Standard (PSS) is experiencing growing customer interest, and generating a host of questions. In this blog Sharon Rosenberg details the modeling of state machines using the PSS in order to perform low power SoC verific...
    • 4 Aug 2017
  • Breakfast Bytes: Computer History Museum History

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    The Computer History Museum (CHM) is on Shoreline Boulevard in Mountain View in one of the buildings that used to make up the SGI campus back when they were the major force in graphics. Most of the rest of the buildings are now part of the Googleplex...

    • 4 Aug 2017
  • Analog/Custom Design: Virtuosity: The New Virtuoso ADE Product Suite - Knowledge Resource Kit

    Ashu V
    Ashu V

    Cadence introduced its new set of Virtuoso® ADE products, which includes Virtuoso ADE Explorer, Virtuoso ADE Assembler, Virtuoso Variation Option, and Virtuoso ADE Verifier, in the IC6.1.7 and ICADV12.3 releases. It’s really exciting to mention that this next-generation ADE product suite has been well-received by customers all across the globe. This product suite also won the prestigious Product of the Year award…

    • 3 Aug 2017
  • Breakfast Bytes: O Lord, Won't You Buy Me a Mercedes Benz...Truck

    Paul McLellan
    Paul McLellan

     breakfast bytes logoYou hear a lot of talk about autonomous cars, but I've also heard many times that autonomous trucks may well be first. If it costs a fixed amount to make a vehicle autonomous, then it is much easier to absorb that cost into a $150,000 truck than a $20...

    • 3 Aug 2017
  • Breakfast Bytes: An Academic View on How Tesla Will Not Win

    Paul McLellan
    Paul McLellan

     breakfast bytes logoProfessor Markus Lienkamp, of Technische Universität München (roughly the MIT of Germany) was the only academic who presented at the Automotiv Elektronik Kongress in Ludwigsburg. His presentation was The Status of Electromobility in 2017, or How...

    • 2 Aug 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Introduction to Cadence USB Type-C VIP

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Asila Nahas describes the USB Type-C VIP and goes over the multiple designs the VIP can be used to verify.

    https://youtu.be/nuNZIrnchc0

    • 1 Aug 2017
  • Breakfast Bytes: BROADPWN: Attacking Smartphones through the Wi-Fi Chip

    Paul McLellan
    Paul McLellan

     breakfast bytes logoDo you have an iPhone? Did it suddenly update IoS at the end of last week? That's because of a vulnerability discovered by a researcher, Nitay Arenstein, in the Broadcom Wi-Fi chip. Since lots of phones, not just iPhone, use this same chip, the vulnerability...

    • 1 Aug 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview August 7th to 11th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/uIodpPVnsXM

     breakfast bytes logo

    Coming from Cadence cafeteria patio (camera Sean)

    Monday: Discovery of the Electron

    Tuesday: Battery Derangement Syndrome

    Wednesday: Moving Logic to the 3rd Dimension

    Thursday: I Know What the SDI in Samsung SDI Stands...

    • 31 Jul 2017
  • SoC and IP: Happy Birthday Tensilica

    PaulaJones
    PaulaJones

    Yes, it’s Tensilica’s birthday! Twenty years ago today, on July 31, 1997, Tensilica was officially incorporated by Chris Rowen, who I knew from our Synopsys days when he was VP of the Design Reuse Business Unit.  I started working with Tensilica (as a PR consultant) when there were eight people in the office next to the Duke of Edinburgh pub on Wolfe road in Cupertino. I became a Tensilica employee in 2002…

    • 31 Jul 2017
  • Breakfast Bytes: Tensilica Has the Same Birthday as Harry Potter

    Paul McLellan
    Paul McLellan

     breakfast bytes logo Tensilica LogoYou probably know that Harry Potter's birthday is July 31st. As it happens, that was the same day that Tensilica was founded. Furthermore, both started 20 years ago. The first Harry Potter book was actually published first, on June 26th 1997. On July...

    • 31 Jul 2017
  • Analog/Custom Design: Virtuosity: Handy UI Enhancements in ADE Assembler & ADE Explorer

    Arja H
    Arja H

    We have been busy working on several small UI enhancements for Assembler & Explorer that will have a big impact! In this blog, I will give you an overview of the enhancements we have made to the Results tab, Corners Setup form, and the Data View and Setup assistants.

    Detail Transpose Enhancements

    Ever wished you could see the test name in the Detail Transpose view? Well, if you are using lC6.1.7 ISR10 or a…

    • 28 Jul 2017
  • Verification: X-Propagation: Xcelium Simulator’s X-prop Technology Ensures Deterministic Reset

    XTeam
    XTeam

    All chips need to cold reset on every power-up. Warm resets, however, are a bit more complicated. Take a smartphone screen, for example. The screen may power down while the phone is idle. However, the user will want it to return to their pre-set brightness level on power-up. Chips have to be tested for multiple warm-reset scenarios, and each of these tests take a very long time.

    Enter Xcelium Simulator, and X-propagation…

    • 28 Jul 2017
  • Breakfast Bytes: The Intel Museum

    Paul McLellan
    Paul McLellan

     breakfast bytes logoDuring the summer, while the living is easy and the fish are jumping, each Friday I'll take a look at computer museum or some artifacts there. Starting this week with the one in Cadence San Jose's backyard just along Montague Expressway: The Intel Museum...

    • 28 Jul 2017
  • Verification: Moving to Xcelium Simulation? I’m Glad You Asked

    SumeetAggarwal
    SumeetAggarwal

    Ready to take the next step in simulation technology with a true third-generation engine, with multi-core technology? ­ Cadence® Xcelium™ Simulator allows you to have unprecedented control over your tests including to further tailor test sequencing to your specific hardware needs.

    Get started immediately with the new release Xcelium 17.04 by using the central page on https://support.cadence.com to learn…

    • 27 Jul 2017
  • Breakfast Bytes: Secret Key Generation with Physically Unclonable Functions

    Paul McLellan
    Paul McLellan

     breakfast bytes logoYesterday, I wrote about automotive security from a big-picture level. Today let's drop down and look at some implementation approaches from the chip level. This comes from Thomas Kallstenious, who is imec's program director for security. At the imec...

    • 27 Jul 2017
  • Verification: ROHM CO., Ltd Adopts Our Functional Safety Verification Solution

    XTeam
    XTeam

    On July 17, 2017, Cadence announced that the Cadence® Functional Safety Verification Solution had been adopted by ROHM CO., Ltd as part of its deisgn flow for ISO 26262-compliant ICs and LSIs for the automotive market. Cadence fault simulation tech can quickly and easily deal with the complexities around many types of faults, including single event transient (SET), stuck-at-0 or 1, dual-point faults, and more. It also…

    • 26 Jul 2017
  • System, PCB, & Package Design : Empowering Learning: New Learning – Cadence Allegro and OrCAD Release17.2-2016

    Jasmine
    Jasmine

    Interested in an easy-to-use, collaborative, and robust design-environment that reduces design cycle? Use, Cadence® Allegro® and OrCAD® release 17.2-2016.  Here are the 10 Top Reasons to Move Up to Allegro 17.2-2016 Release  This enables you to accelerate your PCB design cycle. 

    Get started immediately with the new release using the central page on https://support.cadence.com. It lists important links to Allegro…

    • 26 Jul 2017
  • Breakfast Bytes: One Thing Could Shut Down this Party—Automotive Cybersecurity

    Paul McLellan
    Paul McLellan

     breakfast bytes logoofer ben-noonOfer Ben Noon, CEO and co-founder of Argus Cybersecurity, had the job of raining on the parade at the Automotiv Elektronik Kongress in Ludwigsburg recently. On the day he was speaking, Europe was under attack, Ukraine was largely shut down, big-name shipping...

    • 26 Jul 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - What is Post-Package Repair for LPDDR4 Memories?

    References4U
    References4U

    In this week’s Whiteboard Wednesdays video, Marc Greenberg describes the post-package repair capability introduced in the LPDDR4 specification which is expected to increase in importance for future LP/DDR5 memories.

    https://youtu.be/kIpQXWTGnHA

    • 26 Jul 2017
  • Learning and Support: What to Expect from Each Collateral on Cadence Support Portal and How to Access Them

    MJ Cad
    MJ Cad

    Undoubtedly, the most important component of any online portal is CONTENT and its Ease of Accessibility. In the digital world, content is a mix of text, graphic, video, and so on. This blog covers different types of collateral available on Cadence Support...

    • 25 Jul 2017
  • Breakfast Bytes: Meet the Newest Member of the Tensilica Family, the HiFi 3z DSP

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAs NVIDIA's Jensen Huang pointed out a few weeks ago, and I covered in my blog post yesterday NVIDIA's Jensen Huang on Accelerating the Race to Autonomous Cars, processors are not getting any faster. Instruction-level parallelism is all tapped...

    • 25 Jul 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview July 31st to August 4th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/9bkl9KLReDI

     breakfast bytes logo

    Coming from hyperspace (camera Sean, editing me)

    Monday: Moving Logic into the 3rd Dimension

    Tuesday: An Academic View on How Tesla Will Not Win

    Wednesday: Samsung SDI on Batteries

    Thursday: O Lord Won't You Buy Me a Mercedes...

    • 24 Jul 2017
  • Verification: Xperiences with Xcelium: Hewett-Packard Enterprise Makes the Switch

    XTeam
    XTeam

    At Hewlett-Packard Enterprise (HPE), the team working to create IP for “The Machine,” HPE’s vision for the future of computing, recently decided to make the switch to the Xcelium Simulator from their old mix of simulators. To gauge how much Xcelium would help improve their productivity, engineers at HPE devised a series of trials. Each trial applied a specific set of circumstances to check how Xcelium would perform in…

    • 24 Jul 2017
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information