• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Breakfast Bytes: What's For Breakfast? Video Preview February 6th to 10th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/XOS4sfILahc

     breakfast bytes logo

    Coming from Design Con 2017

    Monday: He Who Goes First...Loses

    Tuesday: He Who Goes First Loses, EDA Edition

    Wednesday: TSMC Automotive Strategy

    Thursday: Book on Circuits and Systems for Security and Privacy

    Friday...

    • 2 Feb 2017
  • Verification: IEEE Std 1647™ 2016 - e Language - New Standard Publication

    teamspecman
    teamspecman

    Congratulations to the IEEE-1647 e Functional Verification Language Working Group (eWG)

    In the beginning of 2017, the IEEE-1647 eWG issued for publication IEEE Std 1647™ 2016, IEEE Standard for the Functional Verification Language e. This version of the standard, issued under the chairmanship of Darren Galpin from Infineon, with input from other members from the EDA industry, contains enhancements of the e language…

    • 2 Feb 2017
  • Breakfast Bytes: The ASML Standard Node

    Paul McLellan
    Paul McLellan

     breakfast bytes logoOne of the first posts I wrote here at Breakfast Bytes was Where Does 5 Really Mean 30? about process node naming. One company that is heavily involved with process nodes is ASML, and they have attempted to standardize nomenclature to a "standard node...

    • 1 Feb 2017
  • Breakfast Bytes: The Book for Practicing Formal Verification Engineers

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAt the no-longer-so-recent Jasper User Group JUG last year, the keynote was by Erik Seligman. He is one of three authors, along with Tom Schubert and the very nautically named MV Achutha Kiran Kumar (MV stands for motor vessel and is used in front of...

    • 31 Jan 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Evolution of Ethernet: Not Your Grandfather's Ethernet

    References4U
    References4U

    In this week's Whiteboard Wednesdays, Scott Jacobson wraps up his three-part series on Ethernet by focusing on what Ethernet is like today, and how it has expanded into applications like automotive and industrial control.

    https://youtu.be/KdOS1SECj90

    • 31 Jan 2017
  • Breakfast Bytes: ENIAC, EDSAC and Colossus... and the Difference Engine

    Paul McLellan
    Paul McLellan

     There are lots of claims to be the first computer, depending on your definition of "computer". Babbage's difference engine was clearly a computer of sorts, although not electronic. His analytical engine was even programmable. But it was finally completed...

    • 31 Jan 2017
  • Analog/Custom Design: Virtuoso Video Diary: Is It That Easy to Edit in the Virtuoso Schematic Editor?

    deeptig
    deeptig

    Creating a neat and organized schematic is extremely important, and often requires a great deal of forward planning and effort. Placing, aligning, and distributing objects can be time-consuming, if performed manually. However, improvements to the Cadence Virtuoso Schematic Editor accelerates and simplifies this design entry process. New Align and Distribute options simplify placing the objects in a more systematic manner…

    • 30 Jan 2017
  • Breakfast Bytes: Andrzej Strojwas Receives the 2016 Kaufman Award

    Paul McLellan
    Paul McLellan

     breakfast bytes logoLast night was the annual Kaufman Award dinner to present the award to this year's honoree, who is Andrzej Strojwas. I say "this year" but in fact this was the 2016 Kaufman Award. The dinner is usually held in October or November but this year it slipped...

    • 30 Jan 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview January 30th to February 3rd 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/NxgrCMJYRew

     breakfast bytes logo

    Coming from Kaufman Award Dinner

    Monday: The Kaufman Award Dinner honors Andrzej Strojwas

    Tuesday: Embargoed announcement

    Wednesday: Formal Verification Book Review

    Thursday: ASML Standard Node

    Friday: Handling Variability...

    • 27 Jan 2017
  • Breakfast Bytes: SPIE Advanced Lithography Conference

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    SPIE is the international society for optics and photonics, with the purpose of “advancing an interdisciplinary approach to the science and application of light”. What everyone calls "spie", however, is actually the SPIE Advanced...

    • 27 Jan 2017
  • Breakfast Bytes: Frank Chen of a16z on 16 Things About Autonomous Vehicles

    Paul McLellan
    Paul McLellan

     breakfast bytes logoIn a recent a16z presentation, Frank Chen, a partner at Andreessen-Horowitz, says that everything that moves will eventually go autonomous. To be honest, a lot of that was clear at CES recently, where autonomous cars and drones were ubiquitous. If there...

    • 26 Jan 2017
  • Breakfast Bytes: ENNS 2017: Deep Learning, the New Moore's Law

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    One of the hottest areas in systems right now is deep learning: neural networks, machine learning, machine vision, convolutional neural networks. There are, obviously, differences between these, depending on the application, but one thing they have...

    • 25 Jan 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Evolution of Ethernet: The Early Days

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, the second in a three-part series, Scott Jacobson describes the birth and formative years of Ethernet, including the contributions of co-inventor Bob Metcalfe whose vision for information sharing built on earlier efforts including the Aloha Network and the Xerox Networking System.

    https://youtu.be/MCO8pieJzbo

    • 24 Jan 2017
  • Analog/Custom Design: New Virtuoso ADE Suite Wins Product of the Year

    TeamADE
    TeamADE

     Cadence today announced that its next-generation Virtuoso® Analog Design Environment (ADE) product suite has won a Product of the Year award from Electronic Products magazine. This year marks Electronic Products’ 41st annual Product of the Year awards, recognizing the best products in the industry.  Over the last 2 years, we have worked very hard to advance the cause of analog design and electrical verification…

    • 24 Jan 2017
  • Breakfast Bytes: Nibbles: Breakfast Bytes Predictions 2017

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    It's that time of year when pundits try and predict major changes that will happen in 2017. I suppose I'm a pundit, so here are my predictions. I'm at least honest enough to go back and see what I said last year and whether any of those predictions...

    • 24 Jan 2017
  • Verification: Bare Metal Tests and Hardware-Software Co-Verification

    tomacadence
    tomacadence
    One interesting question that arises from time to time is whether the Cadence® Perspec™ System Verifier can verify software as well as hardware. The question is simple enough, but the answer is more complex. There are at least two versions ...
    • 23 Jan 2017
  • Breakfast Bytes: RISC-V "The thing that you learn and the thing that you use are the same"

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    The Electronic System Design Alliance (fka EDAC) has been organizing evening meetings every 6 months or so, under the auspices of the emerging companies. These are hosted by Jim Hogan. The latest one took place last week at Cadence and was about two...

    • 23 Jan 2017
  • Analog/Custom Design: Virtuoso Video Diary: Demystifying the Abstract

    Priya Sriram
    Priya Sriram

    You heard it right! It’s Virtuoso Abstract Generator, the popular library modeling tool that lets you create abstracts from detailed layout information in various formats. Abstracts, when used for routing instead of full layouts, result in improved performance of place-and-route tools, such as the Cadence® Innovus™ Implementation System and the Cadence® Encounter™ Digital Implementation System (EDI System).…

    • 20 Jan 2017
  • Breakfast Bytes: Automotive at CES

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAutomotive was huge at CES. A lot of it went for the glamour without really having much electronics, concept cars which will never see the light of day. But increasingly cars are about electronics. As I told someone recently, a couple of years ago, nobody...

    • 19 Jan 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Interconnect Design Verification Challenges

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Nimrod Reiss takes a closer look at the verification challenges engineers face when working on interconnect designs.

    https://youtu.be/C0ym6CWDwZE

    • 17 Jan 2017
  • Breakfast Bytes: Security in 2016 and 2017

    Paul McLellan
    Paul McLellan

     breakfast bytes logoIt's the start of the year, plus the Consumer Electronics Show is over. I've already written about the things that I thought were most significant. One area where I am sure we will be hearing a lot during 2017 is security.

    Data Breaches

    We ended...

    • 17 Jan 2017
  • Analog/Custom Design: Virtuoso Video Diary: Using the Hierarchical Color Locking Check

    mita
    mita

    As you incrementally build your design and decompose the layout geometry into masks or colors, you may want to change the color already applied to a shape or a set of shapes. At the same time, you may want the color of some shapes to stay unchanged. So, you lock the color on such shapes, because, by default, color shifting is not permitted on locked shapes. But what about the conflicts that occur when you end up locking…

    • 16 Jan 2017
  • Academic Network: Cadence Academic Network Events in Russia

    Anton Klotz
    Anton Klotz

    Despite all of the recent political tensions, Russia remains an attractive market for microelectronics and EDA software. Cadence has two offices in Russia: one medium-sized R&D office in the center of Moscow, and one office in Zelenograd, outside of Moscow...

    • 16 Jan 2017
  • Breakfast Bytes: 5G is Coming. Qualcomm Keynote at CES

    Paul McLellan
    Paul McLellan

     breakfast bytes logoSteve Mollenkopf, the CEO of Qualcomm, gave one of the keynotes at the Consumer Electronics Show recently. Of course Qualcomm is historically a huge fabless semiconductor company that sells mostly into the mobile market with chips under the Snapdragon...

    • 16 Jan 2017
  • Breakfast Bytes: Bluetooth 5, 4.2, Bluetooth Classic, and Bluetooth LE...Confused Yet?

    Paul McLellan
    Paul McLellan

     breakfast bytes logobluetooth logoWhat is Bluetooth 5? 4.2? Bluetooth Classic? Bluetooth Smart? Low Energy? The naming is confusing, for sure.

    The Bluetooth Special Interest Group (which sounds like a dental convention) announced Bluetooth 5 last June and officially adopted it in December...

    • 13 Jan 2017
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information