• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Verification: CDNLive Munich Guide for Specmaniacs

    teamspecman
    teamspecman

    Good news for Specmaniacs based in the EU: next week from May 18-20 is the annual CDNLive! event in Munich.  An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2009/pages/default.aspx

    Naturally CDNLive Munich will cover all aspects of Cadence's technologies and methodologies, and verification gurus like fellow bloggers Mike Stellfox and Tom Anderson will be attendance…

    • 11 May 2009
  • SoC and IP: Cross Currents in Memory Market Signal Changes Ahead

    Denali Blog
    Denali Blog
    No one can say with any certainty, but...
    Recent improvements in DRAM and NAND pricing, a firming of demand, and a 'the bloom is off the rose' attitude toward the 'TMC DRAM Salvation Initiative', have all pointed to perhaps a better memory future, after a 2008 loss of $20B and another $7-8B in 1Q09 by memory makers. This will not, however, happen "...in the first hundred days...", so out of kilter the sector is today…
    • 7 May 2009
  • Verification: Modeling Interfaces with C-to-Silicon Compiler

    TeamESL
    TeamESL
    Users of ESL tools are curious about the procedure for handling the interface to a bus or other communicaton protocol in a High Level Synthesis environment. This is usually formulated in the following question: “How do we take int...
    • 7 May 2009
  • Verification: Tracing TLM 2.0 Activity in an ESL Design – Part 3

    georgef
    georgef
    Last time I discussed how to use –sctlmrecord to produce an SST2 database of TLM 2.0 transaction data (http://www.systemc.org). In this post, we’ll explore the data in the Simvision Waveform Viewer, the Transaction Explorer, and with TxE....
    • 7 May 2009
  • Verification: e Coding Made Easy with the “DVT” Integrated Development Environment

    teamspecman
    teamspecman

    Specmaniacs everywhere should be aware of a great, full-featured integrated development environment (IDE) available for e language coding from long time Verification Alliance partner AMIQ.  In today's post, Team Specman invites the founder of AMIQ, Cristian Amitroaie, to tell us about this tool, and how it's different from the many other editor choices out there. 
    (FYI: AMIQ will also be showing DVT at the CDNLive…

    • 6 May 2009
  • Verification: It's Not Too Early to Think About DAC 2009

    jasona
    jasona
    Even though it's still a couple of months off, it's not too early to think about DAC 2009. This year's conference will be held July 26-31 at the Moscone Center in San Francisco. The technical program was announced this week, and after a c...
    • 6 May 2009
  • Verification: OSCI Launches Video Tutorials for TLM 2.0

    Steve Brown
    Steve Brown
    Cadence is one of the sponsors of a series of Open SystemC Initiative (OSCI) TLM 2.0 tutorials, first delivered at DVCon 2009. They have been captured in video form for your access, anytime, anywhere! The Tutorials Agenda:Introduction and Welc...
    • 5 May 2009
  • Analog/Custom Design: Jurassic Park IV: The Return of ANALOG

    NewYorkSteve
    NewYorkSteve

    In the lab, no one can hear you scream!

    When I was getting my BSEE in the 1980s and studying analog and communications, my friends would say, “Why are you studying that old dinosaur, digital is where it’s at!”.  Well, far from being consigned to the La Brea tar pit, analog is once again on the upswing as companies seek ways to differentiate themselves in the marketplace. Over the last several…

    • 5 May 2009
  • Digital Design: EDA Industry Stays Ahead of Technology Curve

    Nora
    Nora

    The EDA Industry is the unsung hero behind for modern era electronic revolution since early 80s and gets the spotlight it deserves in the recent DAC newsletter.

    I would like to applaud the author Geoffrey James, for crediting the EDA industry in rising to the challenges associated with each and every technology process node, in particular advancing the use of multi-core architectures. The EDA industry continues…

    • 5 May 2009
  • Digital Design: Interview with SiRF's Nigel Foley on Low-Power Design

    archive
    archive

    Over the last three years, customers have been able to leverage the Cadence Low-Power Solution to tapeout their most complex designs. SiRF is no exception. However, in the case of SiRF, another secret weapon was used that made things even easier and cut design time significantly – SiRF leveraged the expertise of the Cadence VCAD Services team. “I believe we could not have met our aggressive schedule or power targets…

    • 4 May 2009
  • Analog/Custom Design: An Efficient and Fast Verification Flow for Analog Designs Validation using Virtuoso SpectreMDL

    archive
    archive

    The emergence of sub-micron technologies has enabled today’s designers to include various digital/analog/RF components in a single chip. The complexity of validating such designs has highlighted the necessity for a robust validation methodology and for an appropriate process for running efficient simulations. At CDNLive! 2008, we introduced will an innovative, efficient and accurate verification flow using Cadence…

    • 4 May 2009
  • Verification: Using Macros for Repetitive Coding Tasks

    teamspecman
    teamspecman

    For this post welcome guest blogger Hilmar van der Kooij. Hilmar is a Cadence Application Engineer for our Metric Driven Verification solutions. He has expertise in applying Metric Driven Verification both in simulation as well as formal analysis. Himar is based in beautiful Stockholm, Sweden. Besides living the Jetset Verification Lifestyle, he enjoys playing around with an old-fashioned film photocamera.

    Thanks Hilmar for…

    • 4 May 2009
  • SoC and IP: Early Returns on 1Q09 Financials

    Denali Blog
    Denali Blog
    Memory Companies Suffer More in 1Q09, but Future Looks Better...or so they say:
    Many of the world’s leading memory companies have already reported their 1Q09 financial results, which are, not surprisingly, about the same as their 4Q08 results, both in the sales levels and profits, though DRAM was marginally worse and NAND flash likewise a little better. Hynix, Samsung, SanDisk, Micron are all in; Elpida and Toshiba…
    • 1 May 2009
  • RF Engineering: Enhanced pnoise Algorithm to Compute Phase-Noise for VCOs with Bandgap Voltage Reference

    archive
    archive

    Accurate phase-noise characterization is critical in the design of RF and microwave communication systems. SpectreRF’s shooting PSS/Pnoise analysis has been the golden simulator for the phase-noise simulation, and close correlation between the simulation...

    • 1 May 2009
  • Verification: Some SystemC Perspectives - An Interview with Vincent Motel

    Steve Brown
    Steve Brown
    I sat down with Vincent Motel recently, a long time Cadence employee, and one of several experts on the past, present, and future opportunities of using SystemC. The following interview provides some interesting glimpses into the original motivations...
    • 30 Apr 2009
  • System, PCB, & Package Design : What's Good About Relational Table Support in Capture-CIS? You'll Need SPB16.2 to See!

    Jerry GenPart
    Jerry GenPart

    With SPB16.2 release, Capture-CIS allows you to create and use relational tables in the parts database. These tables have a one-to-many relationship with part information (primary) tables. For example, the database may contain a Vendor table with multiple vendor / manufacture part numbers for one company part number in your Resistor table. This structure allows you to query for data across the primary and relational tables…

    • 29 Apr 2009
  • Analog/Custom Design: Getting a Feel for RF

    archive
    archive

    It was a delight when I read the blog by Bill Schweber of TechOnline's RF DesignLine titled “Getting some basic RF experience”. I was surprising pleased that somebody took the time to talk about how one might get the feel for RF. That is because what Bob talks about is more or less how I gained some of the experience that lead me to pursue this decades later.

    I have always been fascinated by radio…

    • 29 Apr 2009
  • SoC and IP: Industry Downturn Perspectives..Forward and Backward

    Denali Blog
    Denali Blog
    Recent Results Signal Better Times Ahead; How Much Better?...Little Consensus, But Some Interesting Scenarios are Possible.

    After being in something of a free-fall for the better part of six months, the past 30 days' results have offered some hope for the semiconductor and memory industries in terms of improved capacity utilization, price stability (if not price increases), and better demand filling up the order…
    • 28 Apr 2009
  • Verification: Performance-Aware e Coding Guidelines – Part 5

    teamspecman
    teamspecman

    In this last segment of the series on performance-aware coding, allow me to share with you two tips on improving the performance of Temporals.

    Temporals Performance Tip 1: Setup a "Synch Unit"
    If you don't already use a synch unit - I recommend you setup one up now. Here's why: the synch unit contains ports connected to the device under test, and it defines events based on these ports. Thus, when working…

    • 28 Apr 2009
  • RF Engineering: 2009 RFIC Symposium in Boston - Are You Going?

    archive
    archive

    If you are an RFIC designer then I hope you are planning on attending the 2009 RFIC Symposium and the International Microwave Symposium (IMS) which will be held in Boston, Massachusetts, as the centerpieces of Microwave Week 2009, scheduled from Sunday...

    • 27 Apr 2009
  • Digital Design: VoltageStorm Is Alive and Kicking!

    PeteMc
    PeteMc

    If your only news source were some of the common EDA pundits, you would likely believe that VoltageStorm is all but dead, and that Apache was the only game in town, but that is very far from the truth. So what has happened to VoltageStorm since Cadence acquired Simplex back in 2003? The easy answer is “a lot”.

    If you have read my bio, I came to Cadence from Simplex and so power integrity analysis is close…

    • 27 Apr 2009
  • Digital Design: WiMAX and the Road to Complete Independence From Network Cables: Sequans Communication's Latest Innovation on WiMAX Devices

    Design4Life
    Design4Life

    Step into any Starbucks hotspot or Wi-Fi cafe, and you'll see something that was unthought of just 10 years ago: people working on laptops, accessing wireless internet at broadband speeds. I don't know about you, but to me, that is simply amazing. Imagine, 10 years ago we would have been content with surfing the internet at 56k dialup speeds. Now, we've come to expect consistently fast broadband speeds. If a website takes…

    • 27 Apr 2009
  • Verification: Quick Tip - New Home For the "SVM" Docs

    teamspecman
    teamspecman

    FAQs: What happened to the "SVM" documentation, and to SVM in general? Has SVM been absorbed into OVM, or what?

    Answer 1:
    The good news is that the "System Verification Methodology", or "SVM" for short, is alive and well. First, its documentation and examples have been always been part of the Cadence® Incisive® Plan-to-Closure Methodology since "IPCM" was released in December 2006. Fast forward to the…

    • 24 Apr 2009
  • System, PCB, & Package Design : What's Good About Social Networking? Boomer Adoption up, Gen Y Flat

    Jerry GenPart
    Jerry GenPart

    I decided to switch gears a bit and write about an interesting article I read in Electronic Engineering Times (April 6, 2009) - "Social networking: Boomer adoption Up, Gen Y Flat" by Junko Yoshida. 

    What I found fascinating is that us "old time" Baby Boomers are increasing the volume of blogs we read, social networking, and podcasts we listen to by 67%. Our counterpart Gen Y'ers (while having a larger…

    • 22 Apr 2009
  • RF Engineering: Spectre RF By Any Other Name ...

    Art3
    Art3

    It has been a while since I last appended, hope you are well!

    It was a little bit difficult to come up with a subject to write about and then recently I was in a meeting where we were talking about transient noise analysis. A designer was discussing...

    • 22 Apr 2009
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information