• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Spectre 25.1 Release Now Available

The SPECTRE 25.1 release is now available for download at Cadence Downloads. For…

SpectreReleaseTeam
• 1 min read
featured , Spectre FMC Analysis , Spectre RF , Spectre Photonics , Spectre AMS Designer

Accelerating RFIC EM Analysis with EMX Planar 3D Solver in Virtuoso HI Platform

In modern IC design, especially with the rise of heterogeneous integration, electromagnetic…

Pratul Nijhawan
• 6 min read
blended , blended training , featured , Virtuoso Studio , Virtuoso System Design Environment
Analog/Custom Design
Latest blogs

Spectre Tech Tips: Spectre Local Options

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 7 min read
highvoltage , spectre aps , scale , skip , Spectre , reltol , scoped options , vrefgnd

Virtuosity: bindStrict or Not in Virtuoso in the Times of Chandrayaan 2

Really, can Virtuoso bind strict? And what does that mean? Read along to find out…

• 2 min read
Update Binding , ICADVM18.1 , Layout XL Environment Variables , cdsenv , Virtuoso , Check Against Source , bindStrict , Custom IC Design , Update Components And Nets , Binder , IC6.1.8 , Virtuoso Layout Suite XL , binding

Tales from DAC: MediaTek's Experience with Spectre X Simulator

MediaTek recently gave the new Spectre X Simulator a try, and they talked about their…

• 1 min read
Cadence Theater , DAC 2019 , mediatek , spectre x

Virtuoso Meets Maxwell: Export the Die? What Am I Exporting? To Where?

Here I come back with another episode of TILP of the Virtuoso Meets Maxwell series…

• 4 min read
ICADVM18.1 , die export , Virtuoso Meets Maxwell , Virtuoso RF , die , Layout , Multitech , TILP , Custom IC Design , Virtuoso Layout Suite

Virtuosity: Introducing Automated Device Placement and Routing in Virtuoso

This blog provides an overview of the fully automated device-level placement and…

• 3 min read
ICADVM18.1 , Automated Device-Level Placement and Routing , VPR , Automatic Placement , Advanced Node , Layout EXL , APR , Auto P&R , Virtuoso , Virtuosity , Virtuoso Placement , Custom IC Design

Tales from DAC: The New Spectre Simulator Is Here!

If you’re doing circuit simulation anywhere in the world, you’re probably already…

• 2 min read
Functional Verification , DAC 2019 , Spectre , spectre x

Virtuoso Meets Maxwell: Learn Your Moves – We’re Doing an Edit-in-Concert

This blog showcases the Edit-in-Concert technology available in the Cadence Virtuoso…

• 4 min read
Edit-in-Concert , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Virtuoso , Custom IC Design

Virtuosity: Device-Level Routing for Advanced Nodes – Using Generate Trunks

The Trunk Generation feature is the founding piece that offers incremental productivity…

• 2 min read
Trunk generation , Interactive Routing , Pin to Trunk , ICADVM18.1 , Virtuoso Space-based Router , Layout EXL , Layout Suite , trunk creation , Virtuoso , Generate Trunk , EM Trunk Optimization , Custom IC Design , space based router , Virtuoso Layout Suite , Custom IC

Virtuoso Meets Maxwell: TILP! What’s a TILP?

I have been breathing IC layout design for the last 38 years! Proliferating new Cadence…

• 4 min read
PCells , Virtuoso Meets Maxwell , Virtuoso RF , Independent , Solution , Multitech , TILP , Custom IC Design , Virtuoso Layout Suite , technology

Spectre Tech Tips: Spectre APS Save Overview - Part 2

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 6 min read
save statement , spectre aps , device terminal naming , subcktiprobes , device terminal calculation , ports , filter , time_window , exclude , depth , useprobes , subcktprobelvl , useterms , subckt , subcircuit terminal current calculation

Virtuoso Meets Maxwell: Virtuoso RF Solution - Revolution Begins with a Common Goal…

I am traveling home from the heart of the revolutionary Boston, Massachusetts, where…

• 4 min read
SiP , VRF , Spectre RF , Virtuoso Meets Maxwell , Virtuoso RF , Virtuoso , System Design Environment , RF design , Custom IC Design , Custom IC , Allegro

Virtuoso IC6.1.8 ISR4 and ICADVM18.1 ISR4 Now Available

The IC6.1.8 ISR4 and ICADVM18.1 ISR4 production releases are now available for download…

• 4 min read
ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , Interactive and Assisted Routing , Virtuoso RF , ADE , Virtuoso Analog Design Environment , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Custom IC Design , Virtuoso Layout Suite , Custom IC , IC6.1.8

Virtuosity: Device-Level Routing for Advanced Nodes - Using Finish Trunk

The first blog of the series talks about features that are not new but capabilities…

• 4 min read
Trunk Trimming , Pin to Trunk , Create Wire , space-based router , Virtuoso Space-based Router , layout XL , Layout Suite , Trunk Extending , Layout L , Finish Trunk , EM Trunk Optimization , Custom IC Design

Virtuoso Video Diary: Can I Put Sticky Notes on Nets When Resolving EM Violations…

Do you know the Virtuoso Electrically Aware Design flow provides a sticky notes-kind…

• 2 min read
ICADV12.3 , ICADVM18.1 , EM/IR , electrically-aware design flow , Layout EAD , Virtuoso Layout EXL , Virtuoso , IC6.1.7 , IC6.1.8 , Virtuoso Layout Suite XL

Spectre Tech Tips: Spectre APS Save Overview - Part 1

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 6 min read
save statement , spectre aps , nestlvl , pwr=subckt , save=selected , save=lvlpub , save=allpub , currents=all , subcktprobelvl , Spectre , currents=selected , pwr=devices , Spectre Waveform Writing , pwr=total , pwr=all , save option

Virtuoso Video Diary: Comparing Multiple Tests and Sharing Settings

Have you been in the situation where you want to change a particular simulation setting…

• 4 min read
Analog Design Environment , ICADVM18.1 , ADE , simulator options , Virtuoso Video Diary , Custom IC Design , IC6.1.8 , Assembler , ADE Assembler

Virtuoso Video Diary: The Next Big Thing — ADE Verifier Teams Up with Cadence vM…

Need to perform functional verification of a mixed-signal design? Using the connection…

• 3 min read
verifier , ICADVM18.1 , Functional Verification , Formalized Verification , vPlan , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso Video Diary , mixed-signal design , Custom IC Design , ADE Verifier , IC6.1.8 , vManager , verification

Virtuosity: Did My Checks Pass or Did They Not Run?

If you've ever tried to run the Checks/Asserts flow in Virtuoso ADE Assembler and…

• 2 min read
ADE Explorer , Virtuosity , Custom IC Design , ADE Assembler

Virtuosity: The Top 3 Post-Layout Enhancements in Analog Design Environment

Have you ever wanted to sweep DSPF files across corners, plot terminal current and…

• 4 min read
ADE Explorer , post-layout , DSPF , Virtuoso Analog Design Environment , postlayout , Virtuosity , ADE Assembler

Virtuoso Video Diary: What's New in Reliability Setup

Read this blog to know about the enhancements made to the reliability options form…

• 3 min read
Stress Analysis , Analog Design Environment , relxpert , ICADVM18.1 , ADE Explorer , MMSIM , ADE XL , ADE , ISR3 , reliability options , Virtuoso Analog Design Environment , Spectre , ADE-XL , Virtuosity , Virtuoso Video Diary , aging , reliability analysis , Custom IC Design , IC6.1.8 , reliability , ADE Assembler

Virtuosity: Filtering Plots!

If you're a regular reader of the Virtuosity series, you'll have seen a few blogs…

• 2 min read
ADE Explorer , plotting , plot , Filtering , ViVA , Virtuosity , ADE Blog Series , Custom IC Design , ADE Assembler

Spectre Tech Tips: Measuring Noise in Digital Circuits

As a designer, verification engineer, or CAD expert, you use Spectre APS for analyzing…

• 4 min read
edge delay , timeaverage , ADE Explorer , sampled jitter , sampled , pnoise , spectreRF , Virtuoso , direct plot form , full spectrum pnoise , edge phase noise , sampled phase , edge crossing

Virtuoso IC6.1.8 ISR3 and ICADVM18.1 ISR3 Now Available

The IC6.1.8 ISR3 and ICADVM18.1 ISR3 production releases are now available for download…

• 3 min read
ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , Interactive and Assisted Routing , Virtuoso RF , ADE , Virtuoso Analog Design Environment , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Custom IC Design , Virtuoso Layout Suite , Custom IC , IC6.1.8

Virtuosity: Cdsenv Editor – Simplifying Virtuoso Customization

Customization is the need of the day. From picking an ice cream flavor to outfitting…

• 4 min read
Cdsenv Editor , Virtuoso Environment Variables , ICADVM18.1 , cdsenv , cdsenv variables , Virtuosity , Virtuoso Design Environment , Custom IC Design , IC6.1.8

Virtuosity: Spring-Cleaned Virtuoso Doc Closet

Most of us know how a spring-cleaned house can look like. But, do you know how the…

• 3 min read
legato , Virtuoso Schematic Editor , ICADVM18.1 , Routing , ADE L , Virtuoso RF , Layout EXL , layout XL , Virtuoso , Layout L , Cadence Help , Virtuoso Doc , Virtuoso Design Environment , Virtuoso Layout Suite , IC6.1.8

Virtuoso Video Diary: Creating and Previewing Stimuli

If you've ever tried to add stimuli to your design using the Stimuli form, you'll…

• 3 min read
ADE Explorer , stimuli form , stimuli , Virtuoso Analog Design Environment , ViVA , Virtuosity , ADE Blog Series , Custom IC Design , ADE Assembler , Stimuli Assignment form

Virtuoso Video Diary: Tune In to the MPT Video Channel

Tune In to the MPT Video Channel to check out a wide range of features easily accessible…

• 1 min read
ICADVM18.1 , video , Layout , Virtuoso , Virtuoso Video Diary , advanced nodes , multi-patterning technology , Custom IC

Virtuoso Video Diary: Checking EM Compliance Before Creating Layouts

How about checking your designs for electromigration (EM) compliance before creating…

• 2 min read
EAD , electromigration , ICADVM18.1 , electrically-aware design flow , Virtuoso electrically-aware design flow , EM , Virtuoso Layout Suite , IC6.1.8
Blog - Title