• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Spectre 25.1 Release Now Available

The SPECTRE 25.1 release is now available for download at Cadence Downloads. For…

SpectreReleaseTeam
• 1 min read
featured , Spectre FMC Analysis , Spectre RF , Spectre Photonics , Spectre AMS Designer
Analog/Custom Design
Latest blogs

Virtuoso Video Diary: Reusing Variables through CSV Export and Import

Do you have some specific variables in a test and wonder if you could have a way…

• 2 min read
Analog Design Environment , custom/analog , Explorer , Analog Simulation , analog , ADE , Virtuoso Analog Design Environment , Virtuoso , Virtuoso Video Diary , Custom IC Design , Assembler , ADE Assembler

Virtuosity: What if I Want to Disable the Filtered Corners?

You'll now be an expert at using the Corner Filters in Virtuoso ADE Assembler and…

• 4 min read
Corners , ADE Explorer , filter , Filtering , ADE , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , Virtuosity , Custom IC Design , Custom IC , ADE Assembler

Virtuoso IC6.1.7 ISR18 and ICADV12.3 ISR18 Now Available

The IC6.1.7 ISR18 and ICADV12.3 ISR18 production releases are now available for download…

• 2 min read
IC , ICADV12.3 , ADE , Layout , Virtuoso , Virtuosity , IC6.1.7 , Custom IC Design , Custom IC

Virtuosity: Signal Browsing Gets Easier with Advanced Search Options

Imagine what would happen if we were living in the world with no search engines.…

• 4 min read
ViVa-XL , custom/analog , Virtuoso Analog Design Environment , ViVA , Virtuosity , Circuit Design , Custom IC Design , Custom IC

Virtuosity: Exploring Histories

OK we heard you, you want to be able to specify Virtuoso ADE Explorer history names…

• 3 min read
ADE Explorer , ADE , Virtuosity , ADE Assembler

Virtuosity: Do I Need To Run a Simulation To Plot From a Text File?

You'll be glad to hear the answer is No! In Virtuoso Visualization and Analysis,…

• 2 min read
Analog Design Environment , ViVa-XL , ADE Explorer , Explorer , Analog Simulation , ADE XL , ADE , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , ViVA , Virtuosity , Assembler , ADE Assembler

Take Advantage of Advancements in Real Number Modeling and Simulation

Verification is the top challenge in mixed-signal design. Bringing analog and digital…

• 2 min read
real number modeling , analog , Mixed-Signal , RNM , mixed-signal verification

Virtuosity: New Eye Diagram Measurements

The Eye Diagram assistant in Virtuoso Visualization and Analysis allows you to create…

• 2 min read
Eye Mask , Analog Design Environment , ViVa-XL , ADE Explorer , Explorer , ADE XL , ADE , eye diagram , Analog Design Environment , ViVA , ADE-XL , Virtuosity , Custom IC Design , ADE Assembler

Virtuoso Video Diary: Self-Paced Learning through Training Bytes

Cadence Education Services offers several online training courses and training bytes…

• 4 min read
training bytes , Virtuoso , Virtuoso Video Diary , Virtuoso Layout

Virtuoso Video Diary: Stranded Wire – A New Sapling in Interactive Routing

In order to drive high current and to minimize routing resistivity, it is desirable…

• 3 min read
interactive coloring , stranded wire , Virtuoso Space-based Router , weStrandedColorMode , leHiCreateStrandedWire , blockage avoidance , weStrandedAlignCollinearMode , Virtuoso , Stranded Wire Context-sensitive Menu , Virtuoso Video Diary , tieout , weStrandSpacing , tapering in stranded wire , Custom IC Design , WSP support in Stranded Wire , space based router , Custom IC , weStrandedLadderAtTurn , weStrandNum

Integrating AMS IP in SoC Verification Just Got Easier

Typically, analog designers verify their AMS IP in schematic driven, interactive…

• 1 min read
AMS , mixed signal solution , Mixed-Signal , analog/mixed-signal , Virtuoso , mixed signal , Virtuoso environment , mixed-signal verification

Virtuosity: Sharing Custom SKILL Calculator Functions

Have you ever written a fantastic piece of SKILL to carry out a calculation and wanted…

• 3 min read
Analog Design Environment , ADE Explorer , Virtuoso , ViVA , Custom IC Design , SKILL , ADE Assembler

Virtuosity:Expression Builder - Now Plots ALL!

The Expression Builder has simplified writing complex expressions and has the ability…

• 2 min read
ADE Explorer , ADE , Expression Builder , Virtuoso , ViVA , Virtuosity , ADE Assembler

Virtuosity and Virtuoso Video Diary: Onwards and Upwards

Looking back at 2017, I note with satisfaction that it was a phenomenal year of blogging…

• 3 min read
Cadence blogs , custom/analog , Virtuoso , RF design , Virtuosity , Virtuoso Video Diary , Custom IC Design , Custom IC

Automatically Reusing an SoC Testbench in AMS IP Verification

The complexity and size of mixed-signal designs in wireless, power management, automotive…

• 1 min read
AMS , mixed signal design , mixed-signal methodology , mixed signal solution , analog , Mixed-Signal , analog/mixed-signal , Virtuoso environment , mixed-signal verification

Virtuosity: From Hatchlings to Fledglings to a Flock of Birds Blogging Together

“The reason birds can fly and we can't is simply because they have perfect faith…

• 2 min read
Cadence blogs , Virtuoso , RF design , Virtuosity , Virtuoso Video Diary , CPG Technical Communications Engineering

Virtuosity: SKILLful Virtuoso Visualization and Analysis

If you’re a SKILL enthusiast, you’ll be happy to know that the latest IC6.1.7 ISR…

• 4 min read
Analog Design Environment , ViVa-XL , custom/analog , Analog Simulation , SKILL for the Skilled , ADE , Virtuoso , ViVA , Virtuosity , Custom IC Design , SKILL , Cusstom IC Design

Virtuosity: Can I Graphically Edit Width Spacing Patterns?

We have enhanced the editing modes available for WSPs. In addition to the text-based…

• 1 min read
Routing , Advanced Node , width spacing patterns , Layout , Virtuoso , Virtuosity , Custom IC Design

Virtuosity: Can I Plot Signals with Different Axis Units in the Same Window?

Have you been frustrated trying to drag signals around in Virtuoso Visualization…

• 1 min read
virtuoso visualization and analysis , Virtuoso Analog Design Environment , Analog Design Environment , ViVA

Virtuosity: CDNLive India—Our Window to KYC!

In line with the recently-implemented mandate in India requiring banks and financial…

• 1 min read
CDNLive India 2017 , Cadence Help Future , Virtuosity , Virtuoso Video Diary , Cadence Help 3.0

Virtuosity: Organizing Waveform Families

When plotting waveforms in Virtuoso Visualization and Analysis across sweeps you…

• 2 min read
ADE GXL , ADE Explorer , ADE XL , ADE , Virtuoso Analog Design Environment , Analog Design Environment , ViVA , Virtuosity , ADE Assembler

Dealing with AOCVs in SRAMs

Systems on Chip, or SoCs as they’re more commonly called, have become increasingly…

• 4 min read
legato , custom/analog , Monte Carlo analysis , Monte Carlo , Spectre , Custom IC Design , Custom IC

Virtuosity: All New XStream In - The Translation Expressway

A layout design has to go through several iterations and multiple data exchanges…

• 6 min read
xstream in , design data translator , xstream in import , eda import

Art of Analog Design Part 7: Mismatch Tuning

In days of future past, we looked at DC mismatch analysis and compared it to Monte…

• 4 min read
mismatch tuning , Monte Carlo analysis , DC Mismatch

Simplifying the Memory Design Process

On today’s SOC designs, the memory control logics and memory arrays take up a lot…

• 2 min read
Memory , custom/analog , Spectre , Custom IC Design , Custom IC

Virtuosity: Read Mode Done Right

Because of the ease with which you can set up complex sweep, corner and Monte Carlo…

• 4 min read
ADE Explorer , Custom IC Design. Read only , ADE , Analog Design Environment , ADE Assembler

The Art of Analog Design Part 6: Response to Frank’s Question to Part 4

In the comments to blog #4, Frank Wiedmann asked about the correlation between the…

• 3 min read
spectre aps , Virtuoso Variation Option , ADE Explorer , mismatch analysis , Analog Simulation , Monte Carlo analysis , DC Mismatch , Custom IC Design

The Art of Analog Design Part 4: Mismatch Analysis

In Part 3 , we started to explore how to analyze the results of Monte Carlo analysis…

• 3 min read
spectre aps , Analog Design Environment , Virtuoso Variation Option , mismatch analysis , Analog Simulation , Monte Carlo , Custom IC Design
Blog - Title