• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      AC202503109020
      AC202503109020 70 Points
    • 2
      avant
      avant 55 Points
    • 2
      KS202606109251
      KS202606109251 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    3D step model

    Category: PCB Design

    By TiBo

    •

    started over 10 years ago

    0 replies • 13540 views
  • Discussion

    Computing simple mathematical expression in Orcad Pspice 16.6 using subcircuit netlist?

    Category: PCB Design

    By AK Khan

    •

    started over 10 years ago

    0 replies • 14439 views
  • Discussion

    Measuring Edge to Edge of a hole or pad.

    Category: PCB Design

    By Lennie

    •

    updated over 10 years ago by Jeri

    4 replies • 20131 views
  • Discussion

    How to use coordinate & layer name to find sub cell name and library name from top level layout?

    Category: Custom IC SKILL

    By JMTKRex

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 1394 views
  • Discussion

    PAC analysis not working for Boost Converter operating as autonomous circuit

    Category: RF Design

    By aravindkumarmo

    •

    updated over 10 years ago by Frank Wiedmann

    1 replies • 15931 views
  • Discussion

    vsource voltage level always 1V, val0 & val1 missing in netlist

    Category: Custom IC Design

    By marten

    •

    updated over 10 years ago by marten

    4 replies • 2659 views
  • Discussion

    how to interrupt layout refresh in ic5141

    Category: Mixed-Signal Design

    By Karev11

    •

    updated over 10 years ago by Karev11

    4 replies • 15748 views
  • Discussion

    the shape expand

    Category: Allegro X PCB Editor

    By Chambers

    •

    started over 10 years ago

    0 replies • 14272 views
  • Discussion

    ADEXL: Preloading Multiple Runs

    Category: Custom IC Design

    By kawan

    •

    updated over 10 years ago by kawan

    6 replies • 16465 views
  • Discussion

    How to make a slot into a PCB

    Category: PCB Design

    By alvjorge

    •

    updated over 10 years ago by admin

    6 replies • 21629 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information