• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 157 Points
    • 2
      masamasa
      masamasa 139 Points
    • 3
      steve
      steve 100 Points
    • 3
      DavidJHutchins
      DavidJHutchins 100 Points
    • 5
      DG202504226528
      DG202504226528 91 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Skill : Unable to highlight all nets of a specific name for hierarchical layout

    Category: Custom IC SKILL

    By BabaiVLSI

    •

    updated over 2 years ago by Andrew Beckett

    5 replies • 6934 views
  • Discussion

    Measuring input capacitance of Inverter using SPICE in spectre

    Category: Custom IC Design

    By AndyWangsh

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7430 views
  • Answered

    Lock PCB footprints entities

    Category: Allegro X PCB Editor

    By Arsalan1001

    •

    updated over 2 years ago by eDave

    6 replies • 8135 views
  • Discussion

    Possible use of optimization tool in SPECTRE/211 using SPICE

    Category: Custom IC Design

    By AndyWangsh

    •

    updated over 2 years ago by AndyWangsh

    2 replies • 1547 views
  • Discussion

    Using Spectre MDL to optimize transistor multiplicity (integer parameters)

    Category: Custom IC Design

    By ConradJ

    •

    updated over 2 years ago by ShawnLogan

    5 replies • 7280 views
  • Discussion

    OrCAD – Tip of the Week: Predefine PCB netlist options

    Category: Allegro X Capture CIS

    By yugandhar

    •

    started over 2 years ago

    0 replies • 3961 views
  • Discussion

    instance based viewNameList setting

    Category: Custom IC SKILL

    By FuadBadrieh

    •

    updated over 2 years ago by FuadBadrieh

    8 replies • 7893 views
  • Discussion

    Via Filling or Via plugging: is it Tomato or tomato? Don’t Get Caught Out…

    Category: Allegro X PCB Editor

    By John T

    •

    started over 2 years ago

    0 replies • 3059 views
  • Suggested Answer

    .SAV issues - Reg

    Category: Allegro X PCB Editor

    By Edit slide getting closed

    •

    updated over 2 years ago by steve

    1 replies • 1394 views
  • Discussion

    Transmission Line Modeling in PSpice

    Category: PSpice

    By DesignTech

    •

    updated over 2 years ago by AyushD

    5 replies • 10429 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information