• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Setting for setting the analog stimuli

    Category: Custom IC Design

    By sidm

    $usertype

    •

    updated over 4 years ago by sidm

    4 replies • 15446 views
  • Discussion

    How to move symbol origin for only SOME instances

    Category: Custom IC Design

    By Ahmed A Elsayed

    $usertype

    •

    updated over 4 years ago by Ahmed A Elsayed

    3 replies • 13093 views
  • Discussion

    dynamic stop time in transient analysis

    Category: Custom IC Design

    By Hazem Al Indari

    $usertype

    •

    updated over 4 years ago by Marc Heise

    5 replies • 16317 views
  • Discussion

    No such feature exists. error from lmutil lmdiag command

    Category: Custom IC Design

    By Layne Bunker

    $usertype

    •

    updated over 4 years ago by Frank Wiedmann

    2 replies • 13712 views
  • Discussion

    DSPF cellview in Hierarchy Editor will be always netlisted with "subcircuit" model name

    Category: Custom IC Design

    By ZoltanT

    $usertype

    •

    updated over 4 years ago by ZoltanT

    7 replies • 5679 views
  • Discussion

    Stretching multiple layout wires at once

    Category: Custom IC Design

    By hesaliveJim

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    4 replies • 14835 views
  • Discussion

    Defining supply voltage (and basic connect rules) for digital block for runams

    Category: Custom IC Design

    By jehh

    $usertype

    •

    updated over 4 years ago by jehh

    2 replies • 13512 views
  • Discussion

    Stop an area of a schematic being netlisted.

    Category: Custom IC Design

    By FAwqati

    $usertype

    •

    updated over 4 years ago by FAwqati

    4 replies • 12512 views
  • Discussion

    Does PNOISE sim of a sample & hold circuit include clock jitter effect?

    Category: Custom IC Design

    By peter6g

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    6 replies • 6045 views
  • Discussion

    How to exploit annotation browser connectivity for custom cells?

    Category: Custom IC Design

    By YJ Jo

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    5 replies • 12630 views
  • Discussion

    Variable net name in Virtuoso

    Category: Custom IC Design

    By VysakhK

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 12391 views
  • Discussion

    Generating real random number in AMS

    Category: Custom IC Design

    By RFStuff

    $usertype

    •

    updated over 4 years ago by RFStuff

    2 replies • 13106 views
  • Discussion

    DC operation point only print limited results

    Category: Custom IC Design

    By Biasing

    $usertype

    •

    updated over 4 years ago by Biasing

    2 replies • 12955 views
  • Discussion

    ADE Assembler release license

    Category: Custom IC Design

    By Alberto Maccioni

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11719 views
  • Discussion

    how to append the output data to previous file

    Category: Custom IC Design

    By Yea Chul

    $usertype

    •

    updated over 4 years ago by Yea Chul

    2 replies • 11796 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information