Custom IC Design

Latest Posts

Discussion

Writing into a file in Verilog-A Model

Category: Custom IC Design

By Ketrin

$usertype
•
updated over 3 years ago by Ketrin

2 replies • 8914 views
Discussion

Sweep the real inductor value in virtuoso

Category: Custom IC Design

By Detailer

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 11563 views
Discussion

Could I run only one "runPlan" in Verifier?

Category: Custom IC Design

By SpiceMonkey

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 1676 views
Discussion

Pnoise analysis of a clock divider with uneven even/odd output cycles

Category: Custom IC Design

By csn165309964

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 4087 views
Discussion

Changing Schematic Property Value in CIW Window

Category: Custom IC Design

By bjlanza

$usertype
•
updated over 3 years ago by bjlanza

2 replies • 8359 views
Discussion

How to change VIVA zoom time-axis (Shift+ mouse scroll)

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 10708 views
Discussion

Can I tailor the transition from Assembler to Explorer, like using double-click or RMB instead of simple click to arrow?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 7913 views
Discussion

ahdlLib quantizer Block

Category: Custom IC Design

By Firdos

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9260 views
Discussion

post layout extracted simulation

Category: Custom IC Design

By abdurrahman0234

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 9342 views
Discussion

ESD Protection general layout info

Category: Custom IC Design

By bford33

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 8832 views
Discussion

AMS netlist with CDF parameter

Category: Custom IC Design

By RZAQA

$usertype
•
started over 3 years ago

0 replies • 7813 views
Discussion

How to create layout labels automatically

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

8 replies • 17950 views
Discussion

Top-Level RC Extraction with black box option

Category: Custom IC Design

By Senan

$usertype
•
started over 3 years ago

0 replies • 9101 views
Discussion

Generate layout from symbols with design variables

Category: Custom IC Design

By James Yam

$usertype
•
updated over 3 years ago by James Yam

2 replies • 9268 views
Discussion

QRC Configuration options in PVS

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

4 replies • 9520 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.