Functional Verification

Latest Posts

Discussion

Functional Coverage Question

Category: Functional Verification

By ashfaqh
•
updated over 12 years ago by StephenH

2 replies • 17650 views
Discussion

In UVM is there any Inheritance like "Specman e when Inheritance"..

Category: Functional Verification

By Selvavinayak
•
updated over 12 years ago by Tudor Timi

1 replies • 1697 views
Discussion

Bind SVA to VHDL Enumerated Type

Category: Functional Verification

By rlanier
•
updated over 12 years ago by Tudor Timi

1 replies • 16308 views
Discussion

Problem when running simulation with Verilog-AMS and SystemVerilog together with irun

Category: Functional Verification

By solomonchoi
•
updated over 12 years ago by StephenH

3 replies • 23183 views
Discussion

Black boxing issue in IFV

Category: Functional Verification

By niraj10
•
updated over 12 years ago by StephenH

1 replies • 15347 views
Discussion

I can't find "Part Manager" option in OrCad 16.3

Category: Functional Verification

By cimo
•
updated over 12 years ago by AniketM

5 replies • 9281 views
Discussion

Envelop Following Analyses for Switching Amplifiers

Category: Functional Verification

By Mazia
•
started over 12 years ago

0 replies • 14323 views
Discussion

Passing parameters form verilog to systemC

Category: Functional Verification

By jbriquet
•
updated over 12 years ago by jbriquet

1 replies • 15312 views
Discussion

UVM Sequence

Category: Functional Verification

By DesignVerif
•
updated over 12 years ago by DesignVerif

4 replies • 16658 views
Discussion

Error on CLSMIP

Category: Functional Verification

By DesignVerif
•
updated over 12 years ago by DesignVerif

4 replies • 16834 views
Discussion

Weird error in ncvhdl

Category: Functional Verification

By sebgimi
•
updated over 12 years ago by ttran0671

4 replies • 16982 views
Discussion

Combine interactive mode and regular mode

Category: Functional Verification

By sanketshah
•
started over 12 years ago

0 replies • 14751 views
Discussion

ncsim/irun/simvision hierarchy dump

Category: Functional Verification

By IHR01
•
updated over 12 years ago by Doug Koslow

1 replies • 3366 views
Discussion

IFV counter example question

Category: Functional Verification

By Yee Wang
•
started over 12 years ago

0 replies • 14397 views
Discussion

get an error using 3 steps DPI C to simulate systemverilog

Category: Functional Verification

By jbriquet
•
updated over 12 years ago by FlyingHeart

3 replies • 19695 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.