• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Problem when running simulation with Verilog-AMS and SystemVerilog together with irun

    Category: Functional Verification

    By solomonchoi

    •

    updated over 12 years ago by StephenH

    3 replies • 22890 views
  • Discussion

    Black boxing issue in IFV

    Category: Functional Verification

    By niraj10

    •

    updated over 12 years ago by StephenH

    1 replies • 15264 views
  • Discussion

    I can't find "Part Manager" option in OrCad 16.3

    Category: Functional Verification

    By cimo

    •

    updated over 12 years ago by AniketM

    5 replies • 8956 views
  • Discussion

    Envelop Following Analyses for Switching Amplifiers

    Category: Functional Verification

    By Mazia

    •

    started over 12 years ago

    0 replies • 14286 views
  • Discussion

    Passing parameters form verilog to systemC

    Category: Functional Verification

    By jbriquet

    •

    updated over 12 years ago by jbriquet

    1 replies • 15254 views
  • Discussion

    UVM Sequence

    Category: Functional Verification

    By DesignVerif

    •

    updated over 12 years ago by DesignVerif

    4 replies • 16497 views
  • Discussion

    Error on CLSMIP

    Category: Functional Verification

    By DesignVerif

    •

    updated over 12 years ago by DesignVerif

    4 replies • 16695 views
  • Discussion

    Weird error in ncvhdl

    Category: Functional Verification

    By sebgimi

    •

    updated over 12 years ago by ttran0671

    4 replies • 16854 views
  • Discussion

    Combine interactive mode and regular mode

    Category: Functional Verification

    By sanketshah

    •

    started over 12 years ago

    0 replies • 14699 views
  • Discussion

    ncsim/irun/simvision hierarchy dump

    Category: Functional Verification

    By IHR01

    •

    updated over 12 years ago by Doug Koslow

    1 replies • 3243 views
  • Discussion

    IFV counter example question

    Category: Functional Verification

    By Yee Wang

    •

    started over 12 years ago

    0 replies • 14356 views
  • Discussion

    get an error using 3 steps DPI C to simulate systemverilog

    Category: Functional Verification

    By jbriquet

    •

    updated over 12 years ago by FlyingHeart

    3 replies • 19481 views
  • Discussion

    Irun : Load several shared object

    Category: Functional Verification

    By jbriquet

    •

    updated over 12 years ago by jbriquet

    2 replies • 16632 views
  • Discussion

    Creating Coverpoint using with clause

    Category: Functional Verification

    By Srikanth Madam

    •

    updated over 12 years ago by Tudor Timi

    1 replies • 16918 views
  • Discussion

    step simulation

    Category: Functional Verification

    By sebgimi

    •

    started over 12 years ago

    0 replies • 14465 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information