• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 4
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Deleting diff pairs in constraint manager

    Category: Allegro X PCB Editor

    By HSID

    •

    updated over 3 years ago by Daniel

    9 replies • 14868 views
  • Not Answered

    Convergence issue related to parametric sweep

    Category: PSpice

    By amchampion

    •

    updated over 3 years ago by Schulz Jordan

    3 replies • 8883 views
  • Discussion

    I have correct cell name still it is throwing error.

    Category: Custom IC SKILL

    By Purbayan

    •

    updated over 3 years ago by AurelBuche

    3 replies • 9588 views
  • Not Answered

    Allegro PCB Editor(17.2) freezing while clicking any toolbar options like DBdoctor and purge padstack

    Category: Allegro X PCB Editor

    By RagavanT

    •

    updated over 3 years ago by Schulz Jordan

    1 replies • 1607 views
  • Not Answered

    Error exporting PDF OrCad Capture 17.4

    Category: Allegro X Capture CIS

    By Wall93

    •

    updated over 3 years ago by Schulz Jordan

    6 replies • 11628 views
  • Discussion

    Stripline traces can be routed as microstrip for multilayer board ( Internal traces only )

    Category: Allegro X PCB Editor

    By OSL RnD

    •

    updated over 3 years ago by Schulz Jordan

    1 replies • 9174 views
  • Answered

    How to update shape in one of layers?

    Category: Allegro X PCB Editor

    By David Lin

    •

    updated over 3 years ago by Schulz Jordan

    7 replies • 13679 views
  • Not Answered

    Allegro CHDL tool issue

    Category: Design Entry HDL

    By HareeshP

    •

    updated over 3 years ago by Schulz Jordan

    1 replies • 7654 views
  • Discussion

    OrCAD - Tip of the Week: Do not lose your work with the Auto backup feature

    Category: Allegro X Capture CIS

    By DesignTech

    •

    updated over 3 years ago by Schulz Jordan

    9 replies • 8093 views
  • Discussion

    any debug possibility for debugging processAntena()

    Category: Custom IC SKILL

    By marcelpreda

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 8565 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information