• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      steve
      steve 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    What is PCB Panelization, and why is it important?

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 3 years ago

    0 replies • 8925 views
  • Discussion

    PSpice - Tip of the Week: Want to compare different waveforms? Use the Append Waveform feature.

    Category: PSpice

    By DesignTech

    •

    started over 3 years ago

    0 replies • 1583 views
  • Discussion

    Simulation of encrypted spectre netlist

    Category: Custom IC Design

    By analogdesign

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 11136 views
  • Discussion

    [Xcelium]Simulation passed but getting the xmvlog E,UNSRFA error during compilation of the libraries

    Category: Functional Verification

    By QueueAnn

    •

    started over 3 years ago

    0 replies • 3355 views
  • Suggested Answer

    design outline edit

    Category: Allegro X PCB Editor

    By myil17

    •

    updated over 3 years ago by JuanCR

    4 replies • 11768 views
  • Discussion

    Exit after a simulation is complete

    Category: Custom IC SKILL

    By Jonty

    •

    updated over 3 years ago by Jonty

    4 replies • 11830 views
  • Discussion

    Annotate DC node voltages on terminals of user defined cellviews in Schematic

    Category: Custom IC SKILL

    By Atul Dwivedi

    •

    updated over 3 years ago by Andrew Beckett

    5 replies • 17556 views
  • Discussion

    Accessing waveform generated by a maestro expression in Matlab using adeInfo

    Category: Custom IC Design

    By michael10

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 10158 views
  • Not Answered

    Schedule changes to runtime parameters in PSpice

    Category: PSpice

    By DesignTech

    •

    started over 3 years ago

    0 replies • 8378 views
  • Not Answered

    Opening DSN file issue

    Category: Allegro X Capture CIS

    By chumeck

    •

    updated over 3 years ago by rg13

    3 replies • 11354 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information